drivers/net/qede/qede_ethdev.c

   1 /*
   2  * Copyright (c) 2016 QLogic Corporation.
   3  * All rights reserved.
   4  * www.qlogic.com
   5  *
   6  * See LICENSE.qede_pmd for copyright and licensing details.
   7  */
   8
   9 #include "qede_ethdev.h"
  10 #include <rte_alarm.h>
  11 #include <rte_version.h>
  12
  13 /* Globals */
  14 static const struct qed_eth_ops *qed_ops;
  15 static int64_t timer_period = 1;
  16
  17 /* VXLAN tunnel classification mapping */
  18 const struct _qede_vxlan_tunn_types {
  19         uint16_t rte_filter_type;
  20         enum ecore_filter_ucast_type qede_type;
  21         enum ecore_tunn_clss qede_tunn_clss;
  22         const char *string;
  23 } qede_tunn_types[] = {
  24         {
  25                 ETH_TUNNEL_FILTER_OMAC,
  26                 ECORE_FILTER_MAC,
  27                 ECORE_TUNN_CLSS_MAC_VLAN,
  28                 "outer-mac"
  29         },
  30         {
  31                 ETH_TUNNEL_FILTER_TENID,
  32                 ECORE_FILTER_VNI,
  33                 ECORE_TUNN_CLSS_MAC_VNI,
  34                 "vni"
  35         },
  36         {
  37                 ETH_TUNNEL_FILTER_IMAC,
  38                 ECORE_FILTER_INNER_MAC,
  39                 ECORE_TUNN_CLSS_INNER_MAC_VLAN,
  40                 "inner-mac"
  41         },
  42         {
  43                 ETH_TUNNEL_FILTER_IVLAN,
  44                 ECORE_FILTER_INNER_VLAN,
  45                 ECORE_TUNN_CLSS_INNER_MAC_VLAN,
  46                 "inner-vlan"
  47         },
  48         {
  49                 ETH_TUNNEL_FILTER_OMAC | ETH_TUNNEL_FILTER_TENID,
  50                 ECORE_FILTER_MAC_VNI_PAIR,
  51                 ECORE_TUNN_CLSS_MAC_VNI,
  52                 "outer-mac and vni"
  53         },
  54         {
  55                 ETH_TUNNEL_FILTER_OMAC | ETH_TUNNEL_FILTER_IMAC,
  56                 ECORE_FILTER_UNUSED,
  57                 MAX_ECORE_TUNN_CLSS,
  58                 "outer-mac and inner-mac"
  59         },
  60         {
  61                 ETH_TUNNEL_FILTER_OMAC | ETH_TUNNEL_FILTER_IVLAN,
  62                 ECORE_FILTER_UNUSED,
  63                 MAX_ECORE_TUNN_CLSS,
  64                 "outer-mac and inner-vlan"
  65         },
  66         {
  67                 ETH_TUNNEL_FILTER_TENID | ETH_TUNNEL_FILTER_IMAC,
  68                 ECORE_FILTER_INNER_MAC_VNI_PAIR,
  69                 ECORE_TUNN_CLSS_INNER_MAC_VNI,
  70                 "vni and inner-mac",
  71         },
  72         {
  73                 ETH_TUNNEL_FILTER_TENID | ETH_TUNNEL_FILTER_IVLAN,
  74                 ECORE_FILTER_UNUSED,
  75                 MAX_ECORE_TUNN_CLSS,
  76                 "vni and inner-vlan",
  77         },
  78         {
  79                 ETH_TUNNEL_FILTER_IMAC | ETH_TUNNEL_FILTER_IVLAN,
  80                 ECORE_FILTER_INNER_PAIR,
  81                 ECORE_TUNN_CLSS_INNER_MAC_VLAN,
  82                 "inner-mac and inner-vlan",
  83         },
  84         {
  85                 ETH_TUNNEL_FILTER_OIP,
  86                 ECORE_FILTER_UNUSED,
  87                 MAX_ECORE_TUNN_CLSS,
  88                 "outer-IP"
  89         },
  90         {
  91                 ETH_TUNNEL_FILTER_IIP,
  92                 ECORE_FILTER_UNUSED,
  93                 MAX_ECORE_TUNN_CLSS,
  94                 "inner-IP"
  95         },
  96         {
  97                 RTE_TUNNEL_FILTER_IMAC_IVLAN,
  98                 ECORE_FILTER_UNUSED,
  99                 MAX_ECORE_TUNN_CLSS,
 100                 "IMAC_IVLAN"
 101         },
 102         {
 103                 RTE_TUNNEL_FILTER_IMAC_IVLAN_TENID,
 104                 ECORE_FILTER_UNUSED,
 105                 MAX_ECORE_TUNN_CLSS,
 106                 "IMAC_IVLAN_TENID"
 107         },
 108         {
 109                 RTE_TUNNEL_FILTER_IMAC_TENID,
 110                 ECORE_FILTER_UNUSED,
 111                 MAX_ECORE_TUNN_CLSS,
 112                 "IMAC_TENID"
 113         },
 114         {
 115                 RTE_TUNNEL_FILTER_OMAC_TENID_IMAC,
 116                 ECORE_FILTER_UNUSED,
 117                 MAX_ECORE_TUNN_CLSS,
 118                 "OMAC_TENID_IMAC"
 119         },
 120 };
 121
 122 struct rte_qede_xstats_name_off {
 123         char name[RTE_ETH_XSTATS_NAME_SIZE];
 124         uint64_t offset;
 125 };
 126
 127 static const struct rte_qede_xstats_name_off qede_xstats_strings[] = {
 128         {"rx_unicast_bytes", offsetof(struct ecore_eth_stats, rx_ucast_bytes)},
 129         {"rx_multicast_bytes",
 130                 offsetof(struct ecore_eth_stats, rx_mcast_bytes)},
 131         {"rx_broadcast_bytes",
 132                 offsetof(struct ecore_eth_stats, rx_bcast_bytes)},
 133         {"rx_unicast_packets", offsetof(struct ecore_eth_stats, rx_ucast_pkts)},
 134         {"rx_multicast_packets",
 135                 offsetof(struct ecore_eth_stats, rx_mcast_pkts)},
 136         {"rx_broadcast_packets",
 137                 offsetof(struct ecore_eth_stats, rx_bcast_pkts)},
 138
 139         {"tx_unicast_bytes", offsetof(struct ecore_eth_stats, tx_ucast_bytes)},
 140         {"tx_multicast_bytes",
 141                 offsetof(struct ecore_eth_stats, tx_mcast_bytes)},
 142         {"tx_broadcast_bytes",
 143                 offsetof(struct ecore_eth_stats, tx_bcast_bytes)},
 144         {"tx_unicast_packets", offsetof(struct ecore_eth_stats, tx_ucast_pkts)},
 145         {"tx_multicast_packets",
 146                 offsetof(struct ecore_eth_stats, tx_mcast_pkts)},
 147         {"tx_broadcast_packets",
 148                 offsetof(struct ecore_eth_stats, tx_bcast_pkts)},
 149
 150         {"rx_64_byte_packets",
 151                 offsetof(struct ecore_eth_stats, rx_64_byte_packets)},
 152         {"rx_65_to_127_byte_packets",
 153                 offsetof(struct ecore_eth_stats, rx_65_to_127_byte_packets)},
 154         {"rx_128_to_255_byte_packets",
 155                 offsetof(struct ecore_eth_stats, rx_128_to_255_byte_packets)},
 156         {"rx_256_to_511_byte_packets",
 157                 offsetof(struct ecore_eth_stats, rx_256_to_511_byte_packets)},
 158         {"rx_512_to_1023_byte_packets",
 159                 offsetof(struct ecore_eth_stats, rx_512_to_1023_byte_packets)},
 160         {"rx_1024_to_1518_byte_packets",
 161                 offsetof(struct ecore_eth_stats, rx_1024_to_1518_byte_packets)},
 162         {"rx_1519_to_1522_byte_packets",
 163                 offsetof(struct ecore_eth_stats, rx_1519_to_1522_byte_packets)},
 164         {"rx_1519_to_2047_byte_packets",
 165                 offsetof(struct ecore_eth_stats, rx_1519_to_2047_byte_packets)},
 166         {"rx_2048_to_4095_byte_packets",
 167                 offsetof(struct ecore_eth_stats, rx_2048_to_4095_byte_packets)},
 168         {"rx_4096_to_9216_byte_packets",
 169                 offsetof(struct ecore_eth_stats, rx_4096_to_9216_byte_packets)},
 170         {"rx_9217_to_16383_byte_packets",
 171                 offsetof(struct ecore_eth_stats,
 172                          rx_9217_to_16383_byte_packets)},
 173         {"tx_64_byte_packets",
 174                 offsetof(struct ecore_eth_stats, tx_64_byte_packets)},
 175         {"tx_65_to_127_byte_packets",
 176                 offsetof(struct ecore_eth_stats, tx_65_to_127_byte_packets)},
 177         {"tx_128_to_255_byte_packets",
 178                 offsetof(struct ecore_eth_stats, tx_128_to_255_byte_packets)},
 179         {"tx_256_to_511_byte_packets",
 180                 offsetof(struct ecore_eth_stats, tx_256_to_511_byte_packets)},
 181         {"tx_512_to_1023_byte_packets",
 182                 offsetof(struct ecore_eth_stats, tx_512_to_1023_byte_packets)},
 183         {"tx_1024_to_1518_byte_packets",
 184                 offsetof(struct ecore_eth_stats, tx_1024_to_1518_byte_packets)},
 185         {"trx_1519_to_1522_byte_packets",
 186                 offsetof(struct ecore_eth_stats, tx_1519_to_2047_byte_packets)},
 187         {"tx_2048_to_4095_byte_packets",
 188                 offsetof(struct ecore_eth_stats, tx_2048_to_4095_byte_packets)},
 189         {"tx_4096_to_9216_byte_packets",
 190                 offsetof(struct ecore_eth_stats, tx_4096_to_9216_byte_packets)},
 191         {"tx_9217_to_16383_byte_packets",
 192                 offsetof(struct ecore_eth_stats,
 193                          tx_9217_to_16383_byte_packets)},
 194
 195         {"rx_mac_crtl_frames",
 196                 offsetof(struct ecore_eth_stats, rx_mac_crtl_frames)},
 197         {"tx_mac_control_frames",
 198                 offsetof(struct ecore_eth_stats, tx_mac_ctrl_frames)},
 199         {"rx_pause_frames", offsetof(struct ecore_eth_stats, rx_pause_frames)},
 200         {"tx_pause_frames", offsetof(struct ecore_eth_stats, tx_pause_frames)},
 201         {"rx_priority_flow_control_frames",
 202                 offsetof(struct ecore_eth_stats, rx_pfc_frames)},
 203         {"tx_priority_flow_control_frames",
 204                 offsetof(struct ecore_eth_stats, tx_pfc_frames)},
 205
 206         {"rx_crc_errors", offsetof(struct ecore_eth_stats, rx_crc_errors)},
 207         {"rx_align_errors", offsetof(struct ecore_eth_stats, rx_align_errors)},
 208         {"rx_carrier_errors",
 209                 offsetof(struct ecore_eth_stats, rx_carrier_errors)},
 210         {"rx_oversize_packet_errors",
 211                 offsetof(struct ecore_eth_stats, rx_oversize_packets)},
 212         {"rx_jabber_errors", offsetof(struct ecore_eth_stats, rx_jabbers)},
 213         {"rx_undersize_packet_errors",
 214                 offsetof(struct ecore_eth_stats, rx_undersize_packets)},
 215         {"rx_fragments", offsetof(struct ecore_eth_stats, rx_fragments)},
 216         {"rx_host_buffer_not_available",
 217                 offsetof(struct ecore_eth_stats, no_buff_discards)},
 218         /* Number of packets discarded because they are bigger than MTU */
 219         {"rx_packet_too_big_discards",
 220                 offsetof(struct ecore_eth_stats, packet_too_big_discard)},
 221         {"rx_ttl_zero_discards",
 222                 offsetof(struct ecore_eth_stats, ttl0_discard)},
 223         {"rx_multi_function_tag_filter_discards",
 224                 offsetof(struct ecore_eth_stats, mftag_filter_discards)},
 225         {"rx_mac_filter_discards",
 226                 offsetof(struct ecore_eth_stats, mac_filter_discards)},
 227         {"rx_hw_buffer_truncates",
 228                 offsetof(struct ecore_eth_stats, brb_truncates)},
 229         {"rx_hw_buffer_discards",
 230                 offsetof(struct ecore_eth_stats, brb_discards)},
 231         {"tx_lpi_entry_count",
 232                 offsetof(struct ecore_eth_stats, tx_lpi_entry_count)},
 233         {"tx_total_collisions",
 234                 offsetof(struct ecore_eth_stats, tx_total_collisions)},
 235         {"tx_error_drop_packets",
 236                 offsetof(struct ecore_eth_stats, tx_err_drop_pkts)},
 237
 238         {"rx_mac_bytes", offsetof(struct ecore_eth_stats, rx_mac_bytes)},
 239         {"rx_mac_unicast_packets",
 240                 offsetof(struct ecore_eth_stats, rx_mac_uc_packets)},
 241         {"rx_mac_multicast_packets",
 242                 offsetof(struct ecore_eth_stats, rx_mac_mc_packets)},
 243         {"rx_mac_broadcast_packets",
 244                 offsetof(struct ecore_eth_stats, rx_mac_bc_packets)},
 245         {"rx_mac_frames_ok",
 246                 offsetof(struct ecore_eth_stats, rx_mac_frames_ok)},
 247         {"tx_mac_bytes", offsetof(struct ecore_eth_stats, tx_mac_bytes)},
 248         {"tx_mac_unicast_packets",
 249                 offsetof(struct ecore_eth_stats, tx_mac_uc_packets)},
 250         {"tx_mac_multicast_packets",
 251                 offsetof(struct ecore_eth_stats, tx_mac_mc_packets)},
 252         {"tx_mac_broadcast_packets",
 253                 offsetof(struct ecore_eth_stats, tx_mac_bc_packets)},
 254
 255         {"lro_coalesced_packets",
 256                 offsetof(struct ecore_eth_stats, tpa_coalesced_pkts)},
 257         {"lro_coalesced_events",
 258                 offsetof(struct ecore_eth_stats, tpa_coalesced_events)},
 259         {"lro_aborts_num",
 260                 offsetof(struct ecore_eth_stats, tpa_aborts_num)},
 261         {"lro_not_coalesced_packets",
 262                 offsetof(struct ecore_eth_stats, tpa_not_coalesced_pkts)},
 263         {"lro_coalesced_bytes",
 264                 offsetof(struct ecore_eth_stats, tpa_coalesced_bytes)},
 265 };
 266
 267 static const struct rte_qede_xstats_name_off qede_rxq_xstats_strings[] = {
 268         {"rx_q_segments",
 269                 offsetof(struct qede_rx_queue, rx_segs)},
 270         {"rx_q_hw_errors",
 271                 offsetof(struct qede_rx_queue, rx_hw_errors)},
 272         {"rx_q_allocation_errors",
 273                 offsetof(struct qede_rx_queue, rx_alloc_errors)}
 274 };
 275
 276 static void qede_interrupt_action(struct ecore_hwfn *p_hwfn)
 277 {
 278         ecore_int_sp_dpc((osal_int_ptr_t)(p_hwfn));
 279 }
 280
 281 static void
 282 qede_interrupt_handler(struct rte_intr_handle *handle, void *param)
 283 {
 284         struct rte_eth_dev *eth_dev = (struct rte_eth_dev *)param;
 285         struct qede_dev *qdev = eth_dev->data->dev_private;
 286         struct ecore_dev *edev = &qdev->edev;
 287
 288         qede_interrupt_action(ECORE_LEADING_HWFN(edev));
 289         if (rte_intr_enable(handle))
 290                 DP_ERR(edev, "rte_intr_enable failed\n");
 291 }
 292
 293 static void
 294 qede_alloc_etherdev(struct qede_dev *qdev, struct qed_dev_eth_info *info)
 295 {
 296         rte_memcpy(&qdev->dev_info, info, sizeof(*info));
 297         qdev->num_tc = qdev->dev_info.num_tc;
 298         qdev->ops = qed_ops;
 299 }
 300
 301 static void qede_print_adapter_info(struct qede_dev *qdev)
 302 {
 303         struct ecore_dev *edev = &qdev->edev;
 304         struct qed_dev_info *info = &qdev->dev_info.common;
 305         static char drv_ver[QEDE_PMD_DRV_VER_STR_SIZE];
 306         static char ver_str[QEDE_PMD_DRV_VER_STR_SIZE];
 307
 308         DP_INFO(edev, "*********************************\n");
 309         DP_INFO(edev, " DPDK version:%s\n", rte_version());
 310         DP_INFO(edev, " Chip details : %s%d\n",
 311                   ECORE_IS_BB(edev) ? "BB" : "AH",
 312                   CHIP_REV_IS_A0(edev) ? 0 : 1);
 313         snprintf(ver_str, QEDE_PMD_DRV_VER_STR_SIZE, "%d.%d.%d.%d",
 314                  info->fw_major, info->fw_minor, info->fw_rev, info->fw_eng);
 315         snprintf(drv_ver, QEDE_PMD_DRV_VER_STR_SIZE, "%s_%s",
 316                  ver_str, QEDE_PMD_VERSION);
 317         DP_INFO(edev, " Driver version : %s\n", drv_ver);
 318         DP_INFO(edev, " Firmware version : %s\n", ver_str);
 319
 320         snprintf(ver_str, MCP_DRV_VER_STR_SIZE,
 321                  "%d.%d.%d.%d",
 322                 (info->mfw_rev >> 24) & 0xff,
 323                 (info->mfw_rev >> 16) & 0xff,
 324                 (info->mfw_rev >> 8) & 0xff, (info->mfw_rev) & 0xff);
 325         DP_INFO(edev, " Management Firmware version : %s\n", ver_str);
 326         DP_INFO(edev, " Firmware file : %s\n", fw_file);
 327         DP_INFO(edev, "*********************************\n");
 328 }
 329
 330 static void qede_set_ucast_cmn_params(struct ecore_filter_ucast *ucast)
 331 {
 332         memset(ucast, 0, sizeof(struct ecore_filter_ucast));
 333         ucast->is_rx_filter = true;
 334         ucast->is_tx_filter = true;
 335         /* ucast->assert_on_error = true; - For debug */
 336 }
 337
 338 static void qede_set_cmn_tunn_param(struct ecore_tunn_update_params *params,
 339                                      uint8_t clss, uint64_t mode, uint64_t mask)
 340 {
 341         memset(params, 0, sizeof(struct ecore_tunn_update_params));
 342         params->tunn_mode = mode;
 343         params->tunn_mode_update_mask = mask;
 344         params->update_tx_pf_clss = 1;
 345         params->update_rx_pf_clss = 1;
 346         params->tunn_clss_vxlan = clss;
 347 }
 348
 349 static int
 350 qede_ucast_filter(struct rte_eth_dev *eth_dev, struct ecore_filter_ucast *ucast,
 351                   bool add)
 352 {
 353         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
 354         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
 355         struct qede_ucast_entry *tmp = NULL;
 356         struct qede_ucast_entry *u;
 357         struct ether_addr *mac_addr;
 358
 359         mac_addr  = (struct ether_addr *)ucast->mac;
 360         if (add) {
 361                 SLIST_FOREACH(tmp, &qdev->uc_list_head, list) {
 362                         if ((memcmp(mac_addr, &tmp->mac,
 363                                     ETHER_ADDR_LEN) == 0) &&
 364                              ucast->vlan == tmp->vlan) {
 365                                 DP_ERR(edev, "Unicast MAC is already added"
 366                                        " with vlan = %u, vni = %u\n",
 367                                        ucast->vlan,  ucast->vni);
 368                                         return -EEXIST;
 369                         }
 370                 }
 371                 u = rte_malloc(NULL, sizeof(struct qede_ucast_entry),
 372                                RTE_CACHE_LINE_SIZE);
 373                 if (!u) {
 374                         DP_ERR(edev, "Did not allocate memory for ucast\n");
 375                         return -ENOMEM;
 376                 }
 377                 ether_addr_copy(mac_addr, &u->mac);
 378                 u->vlan = ucast->vlan;
 379                 u->vni = ucast->vni;
 380                 SLIST_INSERT_HEAD(&qdev->uc_list_head, u, list);
 381                 qdev->num_uc_addr++;
 382         } else {
 383                 SLIST_FOREACH(tmp, &qdev->uc_list_head, list) {
 384                         if ((memcmp(mac_addr, &tmp->mac,
 385                                     ETHER_ADDR_LEN) == 0) &&
 386                             ucast->vlan == tmp->vlan      &&
 387                             ucast->vni == tmp->vni)
 388                         break;
 389                 }
 390                 if (tmp == NULL) {
 391                         DP_INFO(edev, "Unicast MAC is not found\n");
 392                         return -EINVAL;
 393                 }
 394                 SLIST_REMOVE(&qdev->uc_list_head, tmp, qede_ucast_entry, list);
 395                 qdev->num_uc_addr--;
 396         }
 397
 398         return 0;
 399 }
 400
 401 static int
 402 qede_mcast_filter(struct rte_eth_dev *eth_dev, struct ecore_filter_ucast *mcast,
 403                   bool add)
 404 {
 405         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
 406         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
 407         struct ether_addr *mac_addr;
 408         struct qede_mcast_entry *tmp = NULL;
 409         struct qede_mcast_entry *m;
 410
 411         mac_addr  = (struct ether_addr *)mcast->mac;
 412         if (add) {
 413                 SLIST_FOREACH(tmp, &qdev->mc_list_head, list) {
 414                         if (memcmp(mac_addr, &tmp->mac, ETHER_ADDR_LEN) == 0) {
 415                                 DP_ERR(edev,
 416                                         "Multicast MAC is already added\n");
 417                                 return -EEXIST;
 418                         }
 419                 }
 420                 m = rte_malloc(NULL, sizeof(struct qede_mcast_entry),
 421                         RTE_CACHE_LINE_SIZE);
 422                 if (!m) {
 423                         DP_ERR(edev,
 424                                 "Did not allocate memory for mcast\n");
 425                         return -ENOMEM;
 426                 }
 427                 ether_addr_copy(mac_addr, &m->mac);
 428                 SLIST_INSERT_HEAD(&qdev->mc_list_head, m, list);
 429                 qdev->num_mc_addr++;
 430         } else {
 431                 SLIST_FOREACH(tmp, &qdev->mc_list_head, list) {
 432                         if (memcmp(mac_addr, &tmp->mac, ETHER_ADDR_LEN) == 0)
 433                                 break;
 434                 }
 435                 if (tmp == NULL) {
 436                         DP_INFO(edev, "Multicast mac is not found\n");
 437                         return -EINVAL;
 438                 }
 439                 SLIST_REMOVE(&qdev->mc_list_head, tmp,
 440                              qede_mcast_entry, list);
 441                 qdev->num_mc_addr--;
 442         }
 443
 444         return 0;
 445 }
 446
 447 static enum _ecore_status_t
 448 qede_mac_int_ops(struct rte_eth_dev *eth_dev, struct ecore_filter_ucast *ucast,
 449                  bool add)
 450 {
 451         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
 452         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
 453         enum _ecore_status_t rc;
 454         struct ecore_filter_mcast mcast;
 455         struct qede_mcast_entry *tmp;
 456         uint16_t j = 0;
 457
 458         /* Multicast */
 459         if (is_multicast_ether_addr((struct ether_addr *)ucast->mac)) {
 460                 if (add) {
 461                         if (qdev->num_mc_addr >= ECORE_MAX_MC_ADDRS) {
 462                                 DP_ERR(edev,
 463                                        "Mcast filter table limit exceeded, "
 464                                        "Please enable mcast promisc mode\n");
 465                                 return -ECORE_INVAL;
 466                         }
 467                 }
 468                 rc = qede_mcast_filter(eth_dev, ucast, add);
 469                 if (rc == 0) {
 470                         DP_INFO(edev, "num_mc_addrs = %u\n", qdev->num_mc_addr);
 471                         memset(&mcast, 0, sizeof(mcast));
 472                         mcast.num_mc_addrs = qdev->num_mc_addr;
 473                         mcast.opcode = ECORE_FILTER_ADD;
 474                         SLIST_FOREACH(tmp, &qdev->mc_list_head, list) {
 475                                 ether_addr_copy(&tmp->mac,
 476                                         (struct ether_addr *)&mcast.mac[j]);
 477                                 j++;
 478                         }
 479                         rc = ecore_filter_mcast_cmd(edev, &mcast,
 480                                                     ECORE_SPQ_MODE_CB, NULL);
 481                 }
 482                 if (rc != ECORE_SUCCESS) {
 483                         DP_ERR(edev, "Failed to add multicast filter"
 484                                " rc = %d, op = %d\n", rc, add);
 485                 }
 486         } else { /* Unicast */
 487                 if (add) {
 488                         if (qdev->num_uc_addr >= qdev->dev_info.num_mac_addrs) {
 489                                 DP_ERR(edev,
 490                                        "Ucast filter table limit exceeded,"
 491                                        " Please enable promisc mode\n");
 492                                 return -ECORE_INVAL;
 493                         }
 494                 }
 495                 rc = qede_ucast_filter(eth_dev, ucast, add);
 496                 if (rc == 0)
 497                         rc = ecore_filter_ucast_cmd(edev, ucast,
 498                                                     ECORE_SPQ_MODE_CB, NULL);
 499                 if (rc != ECORE_SUCCESS) {
 500                         DP_ERR(edev, "MAC filter failed, rc = %d, op = %d\n",
 501                                rc, add);
 502                 }
 503         }
 504
 505         return rc;
 506 }
 507
 508 static void
 509 qede_mac_addr_add(struct rte_eth_dev *eth_dev, struct ether_addr *mac_addr,
 510                   uint32_t index, __rte_unused uint32_t pool)
 511 {
 512         struct ecore_filter_ucast ucast;
 513
 514         qede_set_ucast_cmn_params(&ucast);
 515         ucast.type = ECORE_FILTER_MAC;
 516         ether_addr_copy(mac_addr, (struct ether_addr *)&ucast.mac);
 517         (void)qede_mac_int_ops(eth_dev, &ucast, 1);
 518 }
 519
 520 static void
 521 qede_mac_addr_remove(struct rte_eth_dev *eth_dev, uint32_t index)
 522 {
 523         struct qede_dev *qdev = eth_dev->data->dev_private;
 524         struct ecore_dev *edev = &qdev->edev;
 525         struct ether_addr mac_addr;
 526         struct ecore_filter_ucast ucast;
 527         int rc;
 528
 529         PMD_INIT_FUNC_TRACE(edev);
 530
 531         if (index >= qdev->dev_info.num_mac_addrs) {
 532                 DP_ERR(edev, "Index %u is above MAC filter limit %u\n",
 533                        index, qdev->dev_info.num_mac_addrs);
 534                 return;
 535         }
 536
 537         qede_set_ucast_cmn_params(&ucast);
 538         ucast.opcode = ECORE_FILTER_REMOVE;
 539         ucast.type = ECORE_FILTER_MAC;
 540
 541         /* Use the index maintained by rte */
 542         ether_addr_copy(&eth_dev->data->mac_addrs[index],
 543                         (struct ether_addr *)&ucast.mac);
 544
 545         ecore_filter_ucast_cmd(edev, &ucast, ECORE_SPQ_MODE_CB, NULL);
 546 }
 547
 548 static void
 549 qede_mac_addr_set(struct rte_eth_dev *eth_dev, struct ether_addr *mac_addr)
 550 {
 551         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
 552         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
 553         struct ecore_filter_ucast ucast;
 554         int rc;
 555
 556         if (IS_VF(edev) && !ecore_vf_check_mac(ECORE_LEADING_HWFN(edev),
 557                                                mac_addr->addr_bytes)) {
 558                 DP_ERR(edev, "Setting MAC address is not allowed\n");
 559                 ether_addr_copy(&qdev->primary_mac,
 560                                 &eth_dev->data->mac_addrs[0]);
 561                 return;
 562         }
 563
 564         /* First remove the primary mac */
 565         qede_set_ucast_cmn_params(&ucast);
 566         ucast.opcode = ECORE_FILTER_REMOVE;
 567         ucast.type = ECORE_FILTER_MAC;
 568         ether_addr_copy(&qdev->primary_mac,
 569                         (struct ether_addr *)&ucast.mac);
 570         rc = ecore_filter_ucast_cmd(edev, &ucast, ECORE_SPQ_MODE_CB, NULL);
 571         if (rc != 0) {
 572                 DP_ERR(edev, "Unable to remove current macaddr"
 573                              " Reverting to previous default mac\n");
 574                 ether_addr_copy(&qdev->primary_mac,
 575                                 &eth_dev->data->mac_addrs[0]);
 576                 return;
 577         }
 578
 579         /* Add new MAC */
 580         ucast.opcode = ECORE_FILTER_ADD;
 581         ether_addr_copy(mac_addr, (struct ether_addr *)&ucast.mac);
 582         rc = ecore_filter_ucast_cmd(edev, &ucast, ECORE_SPQ_MODE_CB, NULL);
 583         if (rc != 0)
 584                 DP_ERR(edev, "Unable to add new default mac\n");
 585         else
 586                 ether_addr_copy(mac_addr, &qdev->primary_mac);
 587 }
 588
 589 static void qede_config_accept_any_vlan(struct qede_dev *qdev, bool action)
 590 {
 591         struct ecore_dev *edev = &qdev->edev;
 592         struct qed_update_vport_params params = {
 593                 .vport_id = 0,
 594                 .accept_any_vlan = action,
 595                 .update_accept_any_vlan_flg = 1,
 596         };
 597         int rc;
 598
 599         /* Proceed only if action actually needs to be performed */
 600         if (qdev->accept_any_vlan == action)
 601                 return;
 602
 603         rc = qdev->ops->vport_update(edev, &params);
 604         if (rc) {
 605                 DP_ERR(edev, "Failed to %s accept-any-vlan\n",
 606                        action ? "enable" : "disable");
 607         } else {
 608                 DP_INFO(edev, "%s accept-any-vlan\n",
 609                         action ? "enabled" : "disabled");
 610                 qdev->accept_any_vlan = action;
 611         }
 612 }
 613
 614 static int qede_vlan_stripping(struct rte_eth_dev *eth_dev, bool set_stripping)
 615 {
 616         struct qed_update_vport_params vport_update_params;
 617         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
 618         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
 619         int rc;
 620
 621         memset(&vport_update_params, 0, sizeof(vport_update_params));
 622         vport_update_params.vport_id = 0;
 623         vport_update_params.update_inner_vlan_removal_flg = 1;
 624         vport_update_params.inner_vlan_removal_flg = set_stripping;
 625         rc = qdev->ops->vport_update(edev, &vport_update_params);
 626         if (rc) {
 627                 DP_ERR(edev, "Update V-PORT failed %d\n", rc);
 628                 return rc;
 629         }
 630
 631         return 0;
 632 }
 633
 634 static void qede_vlan_offload_set(struct rte_eth_dev *eth_dev, int mask)
 635 {
 636         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
 637         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
 638         struct rte_eth_rxmode *rxmode = &eth_dev->data->dev_conf.rxmode;
 639
 640         if (mask & ETH_VLAN_STRIP_MASK) {
 641                 if (rxmode->hw_vlan_strip)
 642                         (void)qede_vlan_stripping(eth_dev, 1);
 643                 else
 644                         (void)qede_vlan_stripping(eth_dev, 0);
 645         }
 646
 647         if (mask & ETH_VLAN_FILTER_MASK) {
 648                 /* VLAN filtering kicks in when a VLAN is added */
 649                 if (rxmode->hw_vlan_filter) {
 650                         qede_vlan_filter_set(eth_dev, 0, 1);
 651                 } else {
 652                         if (qdev->configured_vlans > 1) { /* Excluding VLAN0 */
 653                                 DP_NOTICE(edev, false,
 654                                   " Please remove existing VLAN filters"
 655                                   " before disabling VLAN filtering\n");
 656                                 /* Signal app that VLAN filtering is still
 657                                  * enabled
 658                                  */
 659                                 rxmode->hw_vlan_filter = true;
 660                         } else {
 661                                 qede_vlan_filter_set(eth_dev, 0, 0);
 662                         }
 663                 }
 664         }
 665
 666         if (mask & ETH_VLAN_EXTEND_MASK)
 667                 DP_INFO(edev, "No offloads are supported with VLAN Q-in-Q"
 668                         " and classification is based on outer tag only\n");
 669
 670         DP_INFO(edev, "vlan offload mask %d vlan-strip %d vlan-filter %d\n",
 671                 mask, rxmode->hw_vlan_strip, rxmode->hw_vlan_filter);
 672 }
 673
 674 static int qede_vlan_filter_set(struct rte_eth_dev *eth_dev,
 675                                 uint16_t vlan_id, int on)
 676 {
 677         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
 678         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
 679         struct qed_dev_eth_info *dev_info = &qdev->dev_info;
 680         struct qede_vlan_entry *tmp = NULL;
 681         struct qede_vlan_entry *vlan;
 682         struct ecore_filter_ucast ucast;
 683         int rc;
 684
 685         if (on) {
 686                 if (qdev->configured_vlans == dev_info->num_vlan_filters) {
 687                         DP_INFO(edev, "Reached max VLAN filter limit"
 688                                       " enabling accept_any_vlan\n");
 689                         qede_config_accept_any_vlan(qdev, true);
 690                         return 0;
 691                 }
 692
 693                 SLIST_FOREACH(tmp, &qdev->vlan_list_head, list) {
 694                         if (tmp->vid == vlan_id) {
 695                                 DP_ERR(edev, "VLAN %u already configured\n",
 696                                        vlan_id);
 697                                 return -EEXIST;
 698                         }
 699                 }
 700
 701                 vlan = rte_malloc(NULL, sizeof(struct qede_vlan_entry),
 702                                   RTE_CACHE_LINE_SIZE);
 703
 704                 if (!vlan) {
 705                         DP_ERR(edev, "Did not allocate memory for VLAN\n");
 706                         return -ENOMEM;
 707                 }
 708
 709                 qede_set_ucast_cmn_params(&ucast);
 710                 ucast.opcode = ECORE_FILTER_ADD;
 711                 ucast.type = ECORE_FILTER_VLAN;
 712                 ucast.vlan = vlan_id;
 713                 rc = ecore_filter_ucast_cmd(edev, &ucast, ECORE_SPQ_MODE_CB,
 714                                             NULL);
 715                 if (rc != 0) {
 716                         DP_ERR(edev, "Failed to add VLAN %u rc %d\n", vlan_id,
 717                                rc);
 718                         rte_free(vlan);
 719                 } else {
 720                         vlan->vid = vlan_id;
 721                         SLIST_INSERT_HEAD(&qdev->vlan_list_head, vlan, list);
 722                         qdev->configured_vlans++;
 723                         DP_INFO(edev, "VLAN %u added, configured_vlans %u\n",
 724                                 vlan_id, qdev->configured_vlans);
 725                 }
 726         } else {
 727                 SLIST_FOREACH(tmp, &qdev->vlan_list_head, list) {
 728                         if (tmp->vid == vlan_id)
 729                                 break;
 730                 }
 731
 732                 if (!tmp) {
 733                         if (qdev->configured_vlans == 0) {
 734                                 DP_INFO(edev,
 735                                         "No VLAN filters configured yet\n");
 736                                 return 0;
 737                         }
 738
 739                         DP_ERR(edev, "VLAN %u not configured\n", vlan_id);
 740                         return -EINVAL;
 741                 }
 742
 743                 SLIST_REMOVE(&qdev->vlan_list_head, tmp, qede_vlan_entry, list);
 744
 745                 qede_set_ucast_cmn_params(&ucast);
 746                 ucast.opcode = ECORE_FILTER_REMOVE;
 747                 ucast.type = ECORE_FILTER_VLAN;
 748                 ucast.vlan = vlan_id;
 749                 rc = ecore_filter_ucast_cmd(edev, &ucast, ECORE_SPQ_MODE_CB,
 750                                             NULL);
 751                 if (rc != 0) {
 752                         DP_ERR(edev, "Failed to delete VLAN %u rc %d\n",
 753                                vlan_id, rc);
 754                 } else {
 755                         qdev->configured_vlans--;
 756                         DP_INFO(edev, "VLAN %u removed configured_vlans %u\n",
 757                                 vlan_id, qdev->configured_vlans);
 758                 }
 759         }
 760
 761         return rc;
 762 }
 763
 764 static int qede_init_vport(struct qede_dev *qdev)
 765 {
 766         struct ecore_dev *edev = &qdev->edev;
 767         struct qed_start_vport_params start = {0};
 768         int rc;
 769
 770         start.remove_inner_vlan = 1;
 771         start.gro_enable = 0;
 772         start.mtu = ETHER_MTU + QEDE_ETH_OVERHEAD;
 773         start.vport_id = 0;
 774         start.drop_ttl0 = false;
 775         start.clear_stats = 1;
 776         start.handle_ptp_pkts = 0;
 777
 778         rc = qdev->ops->vport_start(edev, &start);
 779         if (rc) {
 780                 DP_ERR(edev, "Start V-PORT failed %d\n", rc);
 781                 return rc;
 782         }
 783
 784         DP_INFO(edev,
 785                 "Start vport ramrod passed, vport_id = %d, MTU = %u\n",
 786                 start.vport_id, ETHER_MTU);
 787
 788         return 0;
 789 }
 790
 791 static void qede_prandom_bytes(uint32_t *buff)
 792 {
 793         uint8_t i;
 794
 795         srand((unsigned int)time(NULL));
 796         for (i = 0; i < ECORE_RSS_KEY_SIZE; i++)
 797                 buff[i] = rand();
 798 }
 799
 800 static int qede_config_rss(struct rte_eth_dev *eth_dev)
 801 {
 802         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
 803         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
 804         uint32_t def_rss_key[ECORE_RSS_KEY_SIZE];
 805         struct rte_eth_rss_reta_entry64 reta_conf[2];
 806         struct rte_eth_rss_conf rss_conf;
 807         uint32_t i, id, pos, q;
 808
 809         rss_conf = eth_dev->data->dev_conf.rx_adv_conf.rss_conf;
 810         if (!rss_conf.rss_key) {
 811                 DP_INFO(edev, "Applying driver default key\n");
 812                 rss_conf.rss_key_len = ECORE_RSS_KEY_SIZE * sizeof(uint32_t);
 813                 qede_prandom_bytes(&def_rss_key[0]);
 814                 rss_conf.rss_key = (uint8_t *)&def_rss_key[0];
 815         }
 816
 817         /* Configure RSS hash */
 818         if (qede_rss_hash_update(eth_dev, &rss_conf))
 819                 return -EINVAL;
 820
 821         /* Configure default RETA */
 822         memset(reta_conf, 0, sizeof(reta_conf));
 823         for (i = 0; i < ECORE_RSS_IND_TABLE_SIZE; i++)
 824                 reta_conf[i / RTE_RETA_GROUP_SIZE].mask = UINT64_MAX;
 825
 826         for (i = 0; i < ECORE_RSS_IND_TABLE_SIZE; i++) {
 827                 id = i / RTE_RETA_GROUP_SIZE;
 828                 pos = i % RTE_RETA_GROUP_SIZE;
 829                 q = i % QEDE_RSS_COUNT(qdev);
 830                 reta_conf[id].reta[pos] = q;
 831         }
 832         if (qede_rss_reta_update(eth_dev, &reta_conf[0],
 833                                  ECORE_RSS_IND_TABLE_SIZE))
 834                 return -EINVAL;
 835
 836         return 0;
 837 }
 838
 839 static int qede_dev_configure(struct rte_eth_dev *eth_dev)
 840 {
 841         struct qede_dev *qdev = eth_dev->data->dev_private;
 842         struct ecore_dev *edev = &qdev->edev;
 843         struct rte_eth_rxmode *rxmode = &eth_dev->data->dev_conf.rxmode;
 844         int rc, i, j;
 845
 846         PMD_INIT_FUNC_TRACE(edev);
 847
 848         /* Check requirements for 100G mode */
 849         if (edev->num_hwfns > 1) {
 850                 if (eth_dev->data->nb_rx_queues < 2 ||
 851                     eth_dev->data->nb_tx_queues < 2) {
 852                         DP_NOTICE(edev, false,
 853                                   "100G mode needs min. 2 RX/TX queues\n");
 854                         return -EINVAL;
 855                 }
 856
 857                 if ((eth_dev->data->nb_rx_queues % 2 != 0) ||
 858                     (eth_dev->data->nb_tx_queues % 2 != 0)) {
 859                         DP_NOTICE(edev, false,
 860                                   "100G mode needs even no. of RX/TX queues\n");
 861                         return -EINVAL;
 862                 }
 863         }
 864
 865         /* Sanity checks and throw warnings */
 866         if (rxmode->enable_scatter == 1)
 867                 eth_dev->data->scattered_rx = 1;
 868
 869         if (rxmode->enable_lro == 1) {
 870                 DP_INFO(edev, "LRO is not supported\n");
 871                 return -EINVAL;
 872         }
 873
 874         if (!rxmode->hw_strip_crc)
 875                 DP_INFO(edev, "L2 CRC stripping is always enabled in hw\n");
 876
 877         if (!rxmode->hw_ip_checksum)
 878                 DP_INFO(edev, "IP/UDP/TCP checksum offload is always enabled "
 879                               "in hw\n");
 880
 881         /* Check for the port restart case */
 882         if (qdev->state != QEDE_DEV_INIT) {
 883                 rc = qdev->ops->vport_stop(edev, 0);
 884                 if (rc != 0)
 885                         return rc;
 886                 qede_dealloc_fp_resc(eth_dev);
 887         }
 888
 889         qdev->fp_num_tx = eth_dev->data->nb_tx_queues;
 890         qdev->fp_num_rx = eth_dev->data->nb_rx_queues;
 891         qdev->num_queues = qdev->fp_num_tx + qdev->fp_num_rx;
 892
 893         /* Fastpath status block should be initialized before sending
 894          * VPORT-START in the case of VF. Anyway, do it for both VF/PF.
 895          */
 896         rc = qede_alloc_fp_resc(qdev);
 897         if (rc != 0)
 898                 return rc;
 899
 900         /* Issue VPORT-START with default config values to allow
 901          * other port configurations early on.
 902          */
 903         rc = qede_init_vport(qdev);
 904         if (rc != 0)
 905                 return rc;
 906
 907         /* Do RSS configuration after vport-start */
 908         switch (rxmode->mq_mode) {
 909         case ETH_MQ_RX_RSS:
 910                 rc = qede_config_rss(eth_dev);
 911                 if (rc != 0) {
 912                         qdev->ops->vport_stop(edev, 0);
 913                         qede_dealloc_fp_resc(eth_dev);
 914                         return -EINVAL;
 915                 }
 916         break;
 917         case ETH_MQ_RX_NONE:
 918                 DP_INFO(edev, "RSS is disabled\n");
 919         break;
 920         default:
 921                 DP_ERR(edev, "Unsupported RSS mode\n");
 922                 qdev->ops->vport_stop(edev, 0);
 923                 qede_dealloc_fp_resc(eth_dev);
 924                 return -EINVAL;
 925         }
 926
 927         SLIST_INIT(&qdev->vlan_list_head);
 928
 929         /* Add primary mac for PF */
 930         if (IS_PF(edev))
 931                 qede_mac_addr_set(eth_dev, &qdev->primary_mac);
 932
 933         /* Enable VLAN offloads by default */
 934         qede_vlan_offload_set(eth_dev, ETH_VLAN_STRIP_MASK  |
 935                                        ETH_VLAN_FILTER_MASK |
 936                                        ETH_VLAN_EXTEND_MASK);
 937
 938         qdev->state = QEDE_DEV_CONFIG;
 939
 940         DP_INFO(edev, "Allocated RSS=%d TSS=%d (with CoS=%d)\n",
 941                 (int)QEDE_RSS_COUNT(qdev), (int)QEDE_TSS_COUNT(qdev),
 942                 qdev->num_tc);
 943
 944         return 0;
 945 }
 946
 947 /* Info about HW descriptor ring limitations */
 948 static const struct rte_eth_desc_lim qede_rx_desc_lim = {
 949         .nb_max = NUM_RX_BDS_MAX,
 950         .nb_min = 128,
 951         .nb_align = 128 /* lowest common multiple */
 952 };
 953
 954 static const struct rte_eth_desc_lim qede_tx_desc_lim = {
 955         .nb_max = NUM_TX_BDS_MAX,
 956         .nb_min = 256,
 957         .nb_align = 256
 958 };
 959
 960 static void
 961 qede_dev_info_get(struct rte_eth_dev *eth_dev,
 962                   struct rte_eth_dev_info *dev_info)
 963 {
 964         struct qede_dev *qdev = eth_dev->data->dev_private;
 965         struct ecore_dev *edev = &qdev->edev;
 966         struct qed_link_output link;
 967         uint32_t speed_cap = 0;
 968
 969         PMD_INIT_FUNC_TRACE(edev);
 970
 971         dev_info->pci_dev = RTE_DEV_TO_PCI(eth_dev->device);
 972         dev_info->min_rx_bufsize = (uint32_t)(ETHER_MIN_MTU +
 973                                               QEDE_ETH_OVERHEAD);
 974         dev_info->max_rx_pktlen = (uint32_t)ETH_TX_MAX_NON_LSO_PKT_LEN;
 975         dev_info->rx_desc_lim = qede_rx_desc_lim;
 976         dev_info->tx_desc_lim = qede_tx_desc_lim;
 977
 978         if (IS_PF(edev))
 979                 dev_info->max_rx_queues = (uint16_t)RTE_MIN(
 980                         QEDE_MAX_RSS_CNT(qdev), QEDE_PF_NUM_CONNS / 2);
 981         else
 982                 dev_info->max_rx_queues = (uint16_t)RTE_MIN(
 983                         QEDE_MAX_RSS_CNT(qdev), ECORE_MAX_VF_CHAINS_PER_PF);
 984         dev_info->max_tx_queues = dev_info->max_rx_queues;
 985
 986         dev_info->max_mac_addrs = qdev->dev_info.num_mac_addrs;
 987         dev_info->max_vfs = 0;
 988         dev_info->reta_size = ECORE_RSS_IND_TABLE_SIZE;
 989         dev_info->hash_key_size = ECORE_RSS_KEY_SIZE * sizeof(uint32_t);
 990         dev_info->flow_type_rss_offloads = (uint64_t)QEDE_RSS_OFFLOAD_ALL;
 991
 992         dev_info->default_txconf = (struct rte_eth_txconf) {
 993                 .txq_flags = QEDE_TXQ_FLAGS,
 994         };
 995
 996         dev_info->rx_offload_capa = (DEV_RX_OFFLOAD_VLAN_STRIP  |
 997                                      DEV_RX_OFFLOAD_IPV4_CKSUM  |
 998                                      DEV_RX_OFFLOAD_UDP_CKSUM   |
 999                                      DEV_RX_OFFLOAD_TCP_CKSUM   |
1000                                      DEV_RX_OFFLOAD_OUTER_IPV4_CKSUM);
1001         dev_info->tx_offload_capa = (DEV_TX_OFFLOAD_VLAN_INSERT |
1002                                      DEV_TX_OFFLOAD_IPV4_CKSUM  |
1003                                      DEV_TX_OFFLOAD_UDP_CKSUM   |
1004                                      DEV_TX_OFFLOAD_TCP_CKSUM   |
1005                                      DEV_TX_OFFLOAD_OUTER_IPV4_CKSUM);
1006
1007         memset(&link, 0, sizeof(struct qed_link_output));
1008         qdev->ops->common->get_link(edev, &link);
1009         if (link.adv_speed & NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_1G)
1010                 speed_cap |= ETH_LINK_SPEED_1G;
1011         if (link.adv_speed & NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_10G)
1012                 speed_cap |= ETH_LINK_SPEED_10G;
1013         if (link.adv_speed & NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_25G)
1014                 speed_cap |= ETH_LINK_SPEED_25G;
1015         if (link.adv_speed & NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_40G)
1016                 speed_cap |= ETH_LINK_SPEED_40G;
1017         if (link.adv_speed & NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_50G)
1018                 speed_cap |= ETH_LINK_SPEED_50G;
1019         if (link.adv_speed & NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_BB_100G)
1020                 speed_cap |= ETH_LINK_SPEED_100G;
1021         dev_info->speed_capa = speed_cap;
1022 }
1023
1024 /* return 0 means link status changed, -1 means not changed */
1025 static int
1026 qede_link_update(struct rte_eth_dev *eth_dev, __rte_unused int wait_to_complete)
1027 {
1028         struct qede_dev *qdev = eth_dev->data->dev_private;
1029         struct ecore_dev *edev = &qdev->edev;
1030         uint16_t link_duplex;
1031         struct qed_link_output link;
1032         struct rte_eth_link *curr = &eth_dev->data->dev_link;
1033
1034         memset(&link, 0, sizeof(struct qed_link_output));
1035         qdev->ops->common->get_link(edev, &link);
1036
1037         /* Link Speed */
1038         curr->link_speed = link.speed;
1039
1040         /* Link Mode */
1041         switch (link.duplex) {
1042         case QEDE_DUPLEX_HALF:
1043                 link_duplex = ETH_LINK_HALF_DUPLEX;
1044                 break;
1045         case QEDE_DUPLEX_FULL:
1046                 link_duplex = ETH_LINK_FULL_DUPLEX;
1047                 break;
1048         case QEDE_DUPLEX_UNKNOWN:
1049         default:
1050                 link_duplex = -1;
1051         }
1052         curr->link_duplex = link_duplex;
1053
1054         /* Link Status */
1055         curr->link_status = (link.link_up) ? ETH_LINK_UP : ETH_LINK_DOWN;
1056
1057         /* AN */
1058         curr->link_autoneg = (link.supported_caps & QEDE_SUPPORTED_AUTONEG) ?
1059                              ETH_LINK_AUTONEG : ETH_LINK_FIXED;
1060
1061         DP_INFO(edev, "Link - Speed %u Mode %u AN %u Status %u\n",
1062                 curr->link_speed, curr->link_duplex,
1063                 curr->link_autoneg, curr->link_status);
1064
1065         /* return 0 means link status changed, -1 means not changed */
1066         return ((curr->link_status == link.link_up) ? -1 : 0);
1067 }
1068
1069 static void qede_promiscuous_enable(struct rte_eth_dev *eth_dev)
1070 {
1071         struct qede_dev *qdev = eth_dev->data->dev_private;
1072         struct ecore_dev *edev = &qdev->edev;
1073
1074         PMD_INIT_FUNC_TRACE(edev);
1075
1076         enum qed_filter_rx_mode_type type = QED_FILTER_RX_MODE_TYPE_PROMISC;
1077
1078         if (rte_eth_allmulticast_get(eth_dev->data->port_id) == 1)
1079                 type |= QED_FILTER_RX_MODE_TYPE_MULTI_PROMISC;
1080
1081         qed_configure_filter_rx_mode(eth_dev, type);
1082 }
1083
1084 static void qede_promiscuous_disable(struct rte_eth_dev *eth_dev)
1085 {
1086         struct qede_dev *qdev = eth_dev->data->dev_private;
1087         struct ecore_dev *edev = &qdev->edev;
1088
1089         PMD_INIT_FUNC_TRACE(edev);
1090
1091         if (rte_eth_allmulticast_get(eth_dev->data->port_id) == 1)
1092                 qed_configure_filter_rx_mode(eth_dev,
1093                                 QED_FILTER_RX_MODE_TYPE_MULTI_PROMISC);
1094         else
1095                 qed_configure_filter_rx_mode(eth_dev,
1096                                 QED_FILTER_RX_MODE_TYPE_REGULAR);
1097 }
1098
1099 static void qede_poll_sp_sb_cb(void *param)
1100 {
1101         struct rte_eth_dev *eth_dev = (struct rte_eth_dev *)param;
1102         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
1103         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
1104         int rc;
1105
1106         qede_interrupt_action(ECORE_LEADING_HWFN(edev));
1107         qede_interrupt_action(&edev->hwfns[1]);
1108
1109         rc = rte_eal_alarm_set(timer_period * US_PER_S,
1110                                qede_poll_sp_sb_cb,
1111                                (void *)eth_dev);
1112         if (rc != 0) {
1113                 DP_ERR(edev, "Unable to start periodic"
1114                              " timer rc %d\n", rc);
1115                 assert(false && "Unable to start periodic timer");
1116         }
1117 }
1118
1119 static void qede_dev_close(struct rte_eth_dev *eth_dev)
1120 {
1121         struct rte_pci_device *pci_dev = RTE_DEV_TO_PCI(eth_dev->device);
1122         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
1123         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
1124         int rc;
1125
1126         PMD_INIT_FUNC_TRACE(edev);
1127
1128         /* dev_stop() shall cleanup fp resources in hw but without releasing
1129          * dma memories and sw structures so that dev_start() can be called
1130          * by the app without reconfiguration. However, in dev_close() we
1131          * can release all the resources and device can be brought up newly
1132          */
1133         if (qdev->state != QEDE_DEV_STOP)
1134                 qede_dev_stop(eth_dev);
1135         else
1136                 DP_INFO(edev, "Device is already stopped\n");
1137
1138         rc = qdev->ops->vport_stop(edev, 0);
1139         if (rc != 0)
1140                 DP_ERR(edev, "Failed to stop VPORT\n");
1141
1142         qede_dealloc_fp_resc(eth_dev);
1143
1144         qdev->ops->common->slowpath_stop(edev);
1145
1146         qdev->ops->common->remove(edev);
1147
1148         rte_intr_disable(&pci_dev->intr_handle);
1149
1150         rte_intr_callback_unregister(&pci_dev->intr_handle,
1151                                      qede_interrupt_handler, (void *)eth_dev);
1152
1153         if (edev->num_hwfns > 1)
1154                 rte_eal_alarm_cancel(qede_poll_sp_sb_cb, (void *)eth_dev);
1155
1156         qdev->state = QEDE_DEV_INIT; /* Go back to init state */
1157 }
1158
1159 static void
1160 qede_get_stats(struct rte_eth_dev *eth_dev, struct rte_eth_stats *eth_stats)
1161 {
1162         struct qede_dev *qdev = eth_dev->data->dev_private;
1163         struct ecore_dev *edev = &qdev->edev;
1164         struct ecore_eth_stats stats;
1165         unsigned int i = 0, j = 0, qid;
1166         struct qede_tx_queue *txq;
1167
1168         qdev->ops->get_vport_stats(edev, &stats);
1169
1170         /* RX Stats */
1171         eth_stats->ipackets = stats.rx_ucast_pkts +
1172             stats.rx_mcast_pkts + stats.rx_bcast_pkts;
1173
1174         eth_stats->ibytes = stats.rx_ucast_bytes +
1175             stats.rx_mcast_bytes + stats.rx_bcast_bytes;
1176
1177         eth_stats->ierrors = stats.rx_crc_errors +
1178             stats.rx_align_errors +
1179             stats.rx_carrier_errors +
1180             stats.rx_oversize_packets +
1181             stats.rx_jabbers + stats.rx_undersize_packets;
1182
1183         eth_stats->rx_nombuf = stats.no_buff_discards;
1184
1185         eth_stats->imissed = stats.mftag_filter_discards +
1186             stats.mac_filter_discards +
1187             stats.no_buff_discards + stats.brb_truncates + stats.brb_discards;
1188
1189         /* TX stats */
1190         eth_stats->opackets = stats.tx_ucast_pkts +
1191             stats.tx_mcast_pkts + stats.tx_bcast_pkts;
1192
1193         eth_stats->obytes = stats.tx_ucast_bytes +
1194             stats.tx_mcast_bytes + stats.tx_bcast_bytes;
1195
1196         eth_stats->oerrors = stats.tx_err_drop_pkts;
1197
1198         /* Queue stats */
1199         for (qid = 0; qid < QEDE_QUEUE_CNT(qdev); qid++) {
1200                 if (qdev->fp_array[qid].type & QEDE_FASTPATH_RX) {
1201                         eth_stats->q_ipackets[i] =
1202                                 *(uint64_t *)(
1203                                         ((char *)(qdev->fp_array[(qid)].rxq)) +
1204                                         offsetof(struct qede_rx_queue,
1205                                         rcv_pkts));
1206                         eth_stats->q_errors[i] =
1207                                 *(uint64_t *)(
1208                                         ((char *)(qdev->fp_array[(qid)].rxq)) +
1209                                         offsetof(struct qede_rx_queue,
1210                                         rx_hw_errors)) +
1211                                 *(uint64_t *)(
1212                                         ((char *)(qdev->fp_array[(qid)].rxq)) +
1213                                         offsetof(struct qede_rx_queue,
1214                                         rx_alloc_errors));
1215                         i++;
1216                 }
1217
1218                 if (qdev->fp_array[qid].type & QEDE_FASTPATH_TX) {
1219                         txq = qdev->fp_array[(qid)].txqs[0];
1220                         eth_stats->q_opackets[j] =
1221                                 *((uint64_t *)(uintptr_t)
1222                                         (((uint64_t)(uintptr_t)(txq)) +
1223                                          offsetof(struct qede_tx_queue,
1224                                                   xmit_pkts)));
1225                         j++;
1226                 }
1227         }
1228 }
1229
1230 static unsigned
1231 qede_get_xstats_count(struct qede_dev *qdev) {
1232         return RTE_DIM(qede_xstats_strings) +
1233                 (RTE_DIM(qede_rxq_xstats_strings) * QEDE_RSS_COUNT(qdev));
1234 }
1235
1236 static int
1237 qede_get_xstats_names(__rte_unused struct rte_eth_dev *dev,
1238                       struct rte_eth_xstat_name *xstats_names, unsigned limit)
1239 {
1240         struct qede_dev *qdev = dev->data->dev_private;
1241         const unsigned int stat_cnt = qede_get_xstats_count(qdev);
1242         unsigned int i, qid, stat_idx = 0;
1243
1244         if (xstats_names != NULL) {
1245                 for (i = 0; i < RTE_DIM(qede_xstats_strings); i++) {
1246                         snprintf(xstats_names[stat_idx].name,
1247                                 sizeof(xstats_names[stat_idx].name),
1248                                 "%s",
1249                                 qede_xstats_strings[i].name);
1250                         stat_idx++;
1251                 }
1252
1253                 for (qid = 0; qid < QEDE_RSS_COUNT(qdev); qid++) {
1254                         for (i = 0; i < RTE_DIM(qede_rxq_xstats_strings); i++) {
1255                                 snprintf(xstats_names[stat_idx].name,
1256                                         sizeof(xstats_names[stat_idx].name),
1257                                         "%.4s%d%s",
1258                                         qede_rxq_xstats_strings[i].name, qid,
1259                                         qede_rxq_xstats_strings[i].name + 4);
1260                                 stat_idx++;
1261                         }
1262                 }
1263         }
1264
1265         return stat_cnt;
1266 }
1267
1268 static int
1269 qede_get_xstats(struct rte_eth_dev *dev, struct rte_eth_xstat *xstats,
1270                 unsigned int n)
1271 {
1272         struct qede_dev *qdev = dev->data->dev_private;
1273         struct ecore_dev *edev = &qdev->edev;
1274         struct ecore_eth_stats stats;
1275         const unsigned int num = qede_get_xstats_count(qdev);
1276         unsigned int i, qid, stat_idx = 0;
1277
1278         if (n < num)
1279                 return num;
1280
1281         qdev->ops->get_vport_stats(edev, &stats);
1282
1283         for (i = 0; i < RTE_DIM(qede_xstats_strings); i++) {
1284                 xstats[stat_idx].value = *(uint64_t *)(((char *)&stats) +
1285                                              qede_xstats_strings[i].offset);
1286                 xstats[stat_idx].id = stat_idx;
1287                 stat_idx++;
1288         }
1289
1290         for (qid = 0; qid < QEDE_QUEUE_CNT(qdev); qid++) {
1291                 if (qdev->fp_array[qid].type & QEDE_FASTPATH_RX) {
1292                         for (i = 0; i < RTE_DIM(qede_rxq_xstats_strings); i++) {
1293                                 xstats[stat_idx].value = *(uint64_t *)(
1294                                         ((char *)(qdev->fp_array[(qid)].rxq)) +
1295                                          qede_rxq_xstats_strings[i].offset);
1296                                 xstats[stat_idx].id = stat_idx;
1297                                 stat_idx++;
1298                         }
1299                 }
1300         }
1301
1302         return stat_idx;
1303 }
1304
1305 static void
1306 qede_reset_xstats(struct rte_eth_dev *dev)
1307 {
1308         struct qede_dev *qdev = dev->data->dev_private;
1309         struct ecore_dev *edev = &qdev->edev;
1310
1311         ecore_reset_vport_stats(edev);
1312 }
1313
1314 int qede_dev_set_link_state(struct rte_eth_dev *eth_dev, bool link_up)
1315 {
1316         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
1317         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
1318         struct qed_link_params link_params;
1319         int rc;
1320
1321         DP_INFO(edev, "setting link state %d\n", link_up);
1322         memset(&link_params, 0, sizeof(link_params));
1323         link_params.link_up = link_up;
1324         rc = qdev->ops->common->set_link(edev, &link_params);
1325         if (rc != ECORE_SUCCESS)
1326                 DP_ERR(edev, "Unable to set link state %d\n", link_up);
1327
1328         return rc;
1329 }
1330
1331 static int qede_dev_set_link_up(struct rte_eth_dev *eth_dev)
1332 {
1333         return qede_dev_set_link_state(eth_dev, true);
1334 }
1335
1336 static int qede_dev_set_link_down(struct rte_eth_dev *eth_dev)
1337 {
1338         return qede_dev_set_link_state(eth_dev, false);
1339 }
1340
1341 static void qede_reset_stats(struct rte_eth_dev *eth_dev)
1342 {
1343         struct qede_dev *qdev = eth_dev->data->dev_private;
1344         struct ecore_dev *edev = &qdev->edev;
1345
1346         ecore_reset_vport_stats(edev);
1347 }
1348
1349 static void qede_allmulticast_enable(struct rte_eth_dev *eth_dev)
1350 {
1351         enum qed_filter_rx_mode_type type =
1352             QED_FILTER_RX_MODE_TYPE_MULTI_PROMISC;
1353
1354         if (rte_eth_promiscuous_get(eth_dev->data->port_id) == 1)
1355                 type |= QED_FILTER_RX_MODE_TYPE_PROMISC;
1356
1357         qed_configure_filter_rx_mode(eth_dev, type);
1358 }
1359
1360 static void qede_allmulticast_disable(struct rte_eth_dev *eth_dev)
1361 {
1362         if (rte_eth_promiscuous_get(eth_dev->data->port_id) == 1)
1363                 qed_configure_filter_rx_mode(eth_dev,
1364                                 QED_FILTER_RX_MODE_TYPE_PROMISC);
1365         else
1366                 qed_configure_filter_rx_mode(eth_dev,
1367                                 QED_FILTER_RX_MODE_TYPE_REGULAR);
1368 }
1369
1370 static int qede_flow_ctrl_set(struct rte_eth_dev *eth_dev,
1371                               struct rte_eth_fc_conf *fc_conf)
1372 {
1373         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
1374         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
1375         struct qed_link_output current_link;
1376         struct qed_link_params params;
1377
1378         memset(&current_link, 0, sizeof(current_link));
1379         qdev->ops->common->get_link(edev, &current_link);
1380
1381         memset(&params, 0, sizeof(params));
1382         params.override_flags |= QED_LINK_OVERRIDE_PAUSE_CONFIG;
1383         if (fc_conf->autoneg) {
1384                 if (!(current_link.supported_caps & QEDE_SUPPORTED_AUTONEG)) {
1385                         DP_ERR(edev, "Autoneg not supported\n");
1386                         return -EINVAL;
1387                 }
1388                 params.pause_config |= QED_LINK_PAUSE_AUTONEG_ENABLE;
1389         }
1390
1391         /* Pause is assumed to be supported (SUPPORTED_Pause) */
1392         if (fc_conf->mode == RTE_FC_FULL)
1393                 params.pause_config |= (QED_LINK_PAUSE_TX_ENABLE |
1394                                         QED_LINK_PAUSE_RX_ENABLE);
1395         if (fc_conf->mode == RTE_FC_TX_PAUSE)
1396                 params.pause_config |= QED_LINK_PAUSE_TX_ENABLE;
1397         if (fc_conf->mode == RTE_FC_RX_PAUSE)
1398                 params.pause_config |= QED_LINK_PAUSE_RX_ENABLE;
1399
1400         params.link_up = true;
1401         (void)qdev->ops->common->set_link(edev, &params);
1402
1403         return 0;
1404 }
1405
1406 static int qede_flow_ctrl_get(struct rte_eth_dev *eth_dev,
1407                               struct rte_eth_fc_conf *fc_conf)
1408 {
1409         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
1410         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
1411         struct qed_link_output current_link;
1412
1413         memset(&current_link, 0, sizeof(current_link));
1414         qdev->ops->common->get_link(edev, &current_link);
1415
1416         if (current_link.pause_config & QED_LINK_PAUSE_AUTONEG_ENABLE)
1417                 fc_conf->autoneg = true;
1418
1419         if (current_link.pause_config & (QED_LINK_PAUSE_RX_ENABLE |
1420                                          QED_LINK_PAUSE_TX_ENABLE))
1421                 fc_conf->mode = RTE_FC_FULL;
1422         else if (current_link.pause_config & QED_LINK_PAUSE_RX_ENABLE)
1423                 fc_conf->mode = RTE_FC_RX_PAUSE;
1424         else if (current_link.pause_config & QED_LINK_PAUSE_TX_ENABLE)
1425                 fc_conf->mode = RTE_FC_TX_PAUSE;
1426         else
1427                 fc_conf->mode = RTE_FC_NONE;
1428
1429         return 0;
1430 }
1431
1432 static const uint32_t *
1433 qede_dev_supported_ptypes_get(struct rte_eth_dev *eth_dev)
1434 {
1435         static const uint32_t ptypes[] = {
1436                 RTE_PTYPE_L3_IPV4,
1437                 RTE_PTYPE_L3_IPV6,
1438                 RTE_PTYPE_UNKNOWN
1439         };
1440
1441         if (eth_dev->rx_pkt_burst == qede_recv_pkts)
1442                 return ptypes;
1443
1444         return NULL;
1445 }
1446
1447 static void qede_init_rss_caps(uint8_t *rss_caps, uint64_t hf)
1448 {
1449         *rss_caps = 0;
1450         *rss_caps |= (hf & ETH_RSS_IPV4)              ? ECORE_RSS_IPV4 : 0;
1451         *rss_caps |= (hf & ETH_RSS_IPV6)              ? ECORE_RSS_IPV6 : 0;
1452         *rss_caps |= (hf & ETH_RSS_IPV6_EX)           ? ECORE_RSS_IPV6 : 0;
1453         *rss_caps |= (hf & ETH_RSS_NONFRAG_IPV4_TCP)  ? ECORE_RSS_IPV4_TCP : 0;
1454         *rss_caps |= (hf & ETH_RSS_NONFRAG_IPV6_TCP)  ? ECORE_RSS_IPV6_TCP : 0;
1455         *rss_caps |= (hf & ETH_RSS_IPV6_TCP_EX)       ? ECORE_RSS_IPV6_TCP : 0;
1456 }
1457
1458 static int qede_rss_hash_update(struct rte_eth_dev *eth_dev,
1459                                 struct rte_eth_rss_conf *rss_conf)
1460 {
1461         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
1462         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
1463         struct ecore_sp_vport_update_params vport_update_params;
1464         struct ecore_rss_params rss_params;
1465         struct ecore_rss_params params;
1466         struct ecore_hwfn *p_hwfn;
1467         uint32_t *key = (uint32_t *)rss_conf->rss_key;
1468         uint64_t hf = rss_conf->rss_hf;
1469         uint8_t len = rss_conf->rss_key_len;
1470         uint8_t i;
1471         int rc;
1472
1473         memset(&vport_update_params, 0, sizeof(vport_update_params));
1474         memset(&rss_params, 0, sizeof(rss_params));
1475
1476         DP_INFO(edev, "RSS hf = 0x%lx len = %u key = %p\n",
1477                 (unsigned long)hf, len, key);
1478
1479         if (hf != 0) {
1480                 /* Enabling RSS */
1481                 DP_INFO(edev, "Enabling rss\n");
1482
1483                 /* RSS caps */
1484                 qede_init_rss_caps(&rss_params.rss_caps, hf);
1485                 rss_params.update_rss_capabilities = 1;
1486
1487                 /* RSS hash key */
1488                 if (key) {
1489                         if (len > (ECORE_RSS_KEY_SIZE * sizeof(uint32_t))) {
1490                                 DP_ERR(edev, "RSS key length exceeds limit\n");
1491                                 return -EINVAL;
1492                         }
1493                         DP_INFO(edev, "Applying user supplied hash key\n");
1494                         rss_params.update_rss_key = 1;
1495                         memcpy(&rss_params.rss_key, key, len);
1496                 }
1497                 rss_params.rss_enable = 1;
1498         }
1499
1500         rss_params.update_rss_config = 1;
1501         /* tbl_size has to be set with capabilities */
1502         rss_params.rss_table_size_log = 7;
1503         vport_update_params.vport_id = 0;
1504         vport_update_params.rss_params = &rss_params;
1505
1506         for_each_hwfn(edev, i) {
1507                 p_hwfn = &edev->hwfns[i];
1508                 vport_update_params.opaque_fid = p_hwfn->hw_info.opaque_fid;
1509                 rc = ecore_sp_vport_update(p_hwfn, &vport_update_params,
1510                                            ECORE_SPQ_MODE_EBLOCK, NULL);
1511                 if (rc) {
1512                         DP_ERR(edev, "vport-update for RSS failed\n");
1513                         return rc;
1514                 }
1515         }
1516         qdev->rss_enable = rss_params.rss_enable;
1517
1518         /* Update local structure for hash query */
1519         qdev->rss_conf.rss_hf = hf;
1520         qdev->rss_conf.rss_key_len = len;
1521         if (qdev->rss_enable) {
1522                 if  (qdev->rss_conf.rss_key == NULL) {
1523                         qdev->rss_conf.rss_key = (uint8_t *)malloc(len);
1524                         if (qdev->rss_conf.rss_key == NULL) {
1525                                 DP_ERR(edev, "No memory to store RSS key\n");
1526                                 return -ENOMEM;
1527                         }
1528                 }
1529                 if (key && len) {
1530                         DP_INFO(edev, "Storing RSS key\n");
1531                         memcpy(qdev->rss_conf.rss_key, key, len);
1532                 }
1533         } else if (!qdev->rss_enable && len == 0) {
1534                 if (qdev->rss_conf.rss_key) {
1535                         free(qdev->rss_conf.rss_key);
1536                         qdev->rss_conf.rss_key = NULL;
1537                         DP_INFO(edev, "Free RSS key\n");
1538                 }
1539         }
1540
1541         return 0;
1542 }
1543
1544 static int qede_rss_hash_conf_get(struct rte_eth_dev *eth_dev,
1545                            struct rte_eth_rss_conf *rss_conf)
1546 {
1547         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
1548
1549         rss_conf->rss_hf = qdev->rss_conf.rss_hf;
1550         rss_conf->rss_key_len = qdev->rss_conf.rss_key_len;
1551
1552         if (rss_conf->rss_key && qdev->rss_conf.rss_key)
1553                 memcpy(rss_conf->rss_key, qdev->rss_conf.rss_key,
1554                        rss_conf->rss_key_len);
1555         return 0;
1556 }
1557
1558 static int qede_rss_reta_update(struct rte_eth_dev *eth_dev,
1559                                 struct rte_eth_rss_reta_entry64 *reta_conf,
1560                                 uint16_t reta_size)
1561 {
1562         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
1563         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
1564         struct ecore_sp_vport_update_params vport_update_params;
1565         struct ecore_rss_params params;
1566         struct ecore_hwfn *p_hwfn;
1567         uint16_t i, idx, shift;
1568         uint8_t entry;
1569         int rc;
1570
1571         if (reta_size > ETH_RSS_RETA_SIZE_128) {
1572                 DP_ERR(edev, "reta_size %d is not supported by hardware\n",
1573                        reta_size);
1574                 return -EINVAL;
1575         }
1576
1577         memset(&vport_update_params, 0, sizeof(vport_update_params));
1578         memset(&params, 0, sizeof(params));
1579
1580         for (i = 0; i < reta_size; i++) {
1581                 idx = i / RTE_RETA_GROUP_SIZE;
1582                 shift = i % RTE_RETA_GROUP_SIZE;
1583                 if (reta_conf[idx].mask & (1ULL << shift)) {
1584                         entry = reta_conf[idx].reta[shift];
1585                         params.rss_ind_table[i] = entry;
1586                 }
1587         }
1588
1589         /* Fix up RETA for CMT mode device */
1590         if (edev->num_hwfns > 1)
1591                 qdev->rss_enable = qed_update_rss_parm_cmt(edev,
1592                                         &params.rss_ind_table[0]);
1593         params.update_rss_ind_table = 1;
1594         params.rss_table_size_log = 7;
1595         params.update_rss_config = 1;
1596         vport_update_params.vport_id = 0;
1597         /* Use the current value of rss_enable */
1598         params.rss_enable = qdev->rss_enable;
1599         vport_update_params.rss_params = &params;
1600
1601         for_each_hwfn(edev, i) {
1602                 p_hwfn = &edev->hwfns[i];
1603                 vport_update_params.opaque_fid = p_hwfn->hw_info.opaque_fid;
1604                 rc = ecore_sp_vport_update(p_hwfn, &vport_update_params,
1605                                            ECORE_SPQ_MODE_EBLOCK, NULL);
1606                 if (rc) {
1607                         DP_ERR(edev, "vport-update for RSS failed\n");
1608                         return rc;
1609                 }
1610         }
1611
1612         /* Update the local copy for RETA query command */
1613         memcpy(qdev->rss_ind_table, params.rss_ind_table,
1614                sizeof(params.rss_ind_table));
1615
1616         return 0;
1617 }
1618
1619 static int qede_rss_reta_query(struct rte_eth_dev *eth_dev,
1620                                struct rte_eth_rss_reta_entry64 *reta_conf,
1621                                uint16_t reta_size)
1622 {
1623         struct qede_dev *qdev = eth_dev->data->dev_private;
1624         struct ecore_dev *edev = &qdev->edev;
1625         uint16_t i, idx, shift;
1626         uint8_t entry;
1627
1628         if (reta_size > ETH_RSS_RETA_SIZE_128) {
1629                 DP_ERR(edev, "reta_size %d is not supported\n",
1630                        reta_size);
1631                 return -EINVAL;
1632         }
1633
1634         for (i = 0; i < reta_size; i++) {
1635                 idx = i / RTE_RETA_GROUP_SIZE;
1636                 shift = i % RTE_RETA_GROUP_SIZE;
1637                 if (reta_conf[idx].mask & (1ULL << shift)) {
1638                         entry = qdev->rss_ind_table[i];
1639                         reta_conf[idx].reta[shift] = entry;
1640                 }
1641         }
1642
1643         return 0;
1644 }
1645
1646 int qede_set_mtu(struct rte_eth_dev *dev, uint16_t mtu)
1647 {
1648         uint32_t frame_size;
1649         struct qede_dev *qdev = dev->data->dev_private;
1650         struct rte_eth_dev_info dev_info = {0};
1651
1652         qede_dev_info_get(dev, &dev_info);
1653
1654         /* VLAN_TAG = 4 */
1655         frame_size = mtu + ETHER_HDR_LEN + ETHER_CRC_LEN + 4;
1656
1657         if ((mtu < ETHER_MIN_MTU) || (frame_size > dev_info.max_rx_pktlen))
1658                 return -EINVAL;
1659
1660         if (!dev->data->scattered_rx &&
1661             frame_size > dev->data->min_rx_buf_size - RTE_PKTMBUF_HEADROOM)
1662                 return -EINVAL;
1663
1664         if (frame_size > ETHER_MAX_LEN)
1665                 dev->data->dev_conf.rxmode.jumbo_frame = 1;
1666         else
1667                 dev->data->dev_conf.rxmode.jumbo_frame = 0;
1668
1669         /* update max frame size */
1670         dev->data->dev_conf.rxmode.max_rx_pkt_len = frame_size;
1671         qdev->mtu = mtu;
1672         qede_dev_stop(dev);
1673         qede_dev_start(dev);
1674
1675         return 0;
1676 }
1677
1678 static int
1679 qede_conf_udp_dst_port(struct rte_eth_dev *eth_dev,
1680                        struct rte_eth_udp_tunnel *tunnel_udp,
1681                        bool add)
1682 {
1683         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
1684         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
1685         struct ecore_tunn_update_params params;
1686         struct ecore_hwfn *p_hwfn;
1687         int rc, i;
1688
1689         PMD_INIT_FUNC_TRACE(edev);
1690
1691         memset(&params, 0, sizeof(params));
1692         if (tunnel_udp->prot_type == RTE_TUNNEL_TYPE_VXLAN) {
1693                 params.update_vxlan_udp_port = 1;
1694                 params.vxlan_udp_port = (add) ? tunnel_udp->udp_port :
1695                                         QEDE_VXLAN_DEF_PORT;
1696                 for_each_hwfn(edev, i) {
1697                         p_hwfn = &edev->hwfns[i];
1698                         rc = ecore_sp_pf_update_tunn_cfg(p_hwfn, &params,
1699                                                 ECORE_SPQ_MODE_CB, NULL);
1700                         if (rc != ECORE_SUCCESS) {
1701                                 DP_ERR(edev, "Unable to config UDP port %u\n",
1702                                         params.vxlan_udp_port);
1703                                 return rc;
1704                         }
1705                 }
1706         }
1707
1708         return 0;
1709 }
1710
1711 int
1712 qede_udp_dst_port_del(struct rte_eth_dev *eth_dev,
1713                       struct rte_eth_udp_tunnel *tunnel_udp)
1714 {
1715         return qede_conf_udp_dst_port(eth_dev, tunnel_udp, false);
1716 }
1717
1718 int
1719 qede_udp_dst_port_add(struct rte_eth_dev *eth_dev,
1720                       struct rte_eth_udp_tunnel *tunnel_udp)
1721 {
1722         return qede_conf_udp_dst_port(eth_dev, tunnel_udp, true);
1723 }
1724
1725 static void qede_get_ecore_tunn_params(uint32_t filter, uint32_t *type,
1726                                        uint32_t *clss, char *str)
1727 {
1728         uint16_t j;
1729         *clss = MAX_ECORE_TUNN_CLSS;
1730
1731         for (j = 0; j < RTE_DIM(qede_tunn_types); j++) {
1732                 if (filter == qede_tunn_types[j].rte_filter_type) {
1733                         *type = qede_tunn_types[j].qede_type;
1734                         *clss = qede_tunn_types[j].qede_tunn_clss;
1735                         strcpy(str, qede_tunn_types[j].string);
1736                         return;
1737                 }
1738         }
1739 }
1740
1741 static int
1742 qede_set_ucast_tunn_cmn_param(struct ecore_filter_ucast *ucast,
1743                               const struct rte_eth_tunnel_filter_conf *conf,
1744                               uint32_t type)
1745 {
1746         /* Init commmon ucast params first */
1747         qede_set_ucast_cmn_params(ucast);
1748
1749         /* Copy out the required fields based on classification type */
1750         ucast->type = type;
1751
1752         switch (type) {
1753         case ECORE_FILTER_VNI:
1754                 ucast->vni = conf->tenant_id;
1755         break;
1756         case ECORE_FILTER_INNER_VLAN:
1757                 ucast->vlan = conf->inner_vlan;
1758         break;
1759         case ECORE_FILTER_MAC:
1760                 memcpy(ucast->mac, conf->outer_mac.addr_bytes,
1761                        ETHER_ADDR_LEN);
1762         break;
1763         case ECORE_FILTER_INNER_MAC:
1764                 memcpy(ucast->mac, conf->inner_mac.addr_bytes,
1765                        ETHER_ADDR_LEN);
1766         break;
1767         case ECORE_FILTER_MAC_VNI_PAIR:
1768                 memcpy(ucast->mac, conf->outer_mac.addr_bytes,
1769                         ETHER_ADDR_LEN);
1770                 ucast->vni = conf->tenant_id;
1771         break;
1772         case ECORE_FILTER_INNER_MAC_VNI_PAIR:
1773                 memcpy(ucast->mac, conf->inner_mac.addr_bytes,
1774                         ETHER_ADDR_LEN);
1775                 ucast->vni = conf->tenant_id;
1776         break;
1777         case ECORE_FILTER_INNER_PAIR:
1778                 memcpy(ucast->mac, conf->inner_mac.addr_bytes,
1779                         ETHER_ADDR_LEN);
1780                 ucast->vlan = conf->inner_vlan;
1781         break;
1782         default:
1783                 return -EINVAL;
1784         }
1785
1786         return ECORE_SUCCESS;
1787 }
1788
1789 static int qede_vxlan_tunn_config(struct rte_eth_dev *eth_dev,
1790                                   enum rte_filter_op filter_op,
1791                                   const struct rte_eth_tunnel_filter_conf *conf)
1792 {
1793         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
1794         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
1795         struct ecore_tunn_update_params params;
1796         struct ecore_hwfn *p_hwfn;
1797         enum ecore_filter_ucast_type type;
1798         enum ecore_tunn_clss clss;
1799         struct ecore_filter_ucast ucast;
1800         char str[80];
1801         uint16_t filter_type;
1802         int rc, i;
1803
1804         filter_type = conf->filter_type | qdev->vxlan_filter_type;
1805         /* First determine if the given filter classification is supported */
1806         qede_get_ecore_tunn_params(filter_type, &type, &clss, str);
1807         if (clss == MAX_ECORE_TUNN_CLSS) {
1808                 DP_ERR(edev, "Wrong filter type\n");
1809                 return -EINVAL;
1810         }
1811         /* Init tunnel ucast params */
1812         rc = qede_set_ucast_tunn_cmn_param(&ucast, conf, type);
1813         if (rc != ECORE_SUCCESS) {
1814                 DP_ERR(edev, "Unsupported VxLAN filter type 0x%x\n",
1815                                 conf->filter_type);
1816                 return rc;
1817         }
1818         DP_INFO(edev, "Rule: \"%s\", op %d, type 0x%x\n",
1819                 str, filter_op, ucast.type);
1820         switch (filter_op) {
1821         case RTE_ETH_FILTER_ADD:
1822                 ucast.opcode = ECORE_FILTER_ADD;
1823
1824                 /* Skip MAC/VLAN if filter is based on VNI */
1825                 if (!(filter_type & ETH_TUNNEL_FILTER_TENID)) {
1826                         rc = qede_mac_int_ops(eth_dev, &ucast, 1);
1827                         if (rc == 0) {
1828                                 /* Enable accept anyvlan */
1829                                 qede_config_accept_any_vlan(qdev, true);
1830                         }
1831                 } else {
1832                         rc = qede_ucast_filter(eth_dev, &ucast, 1);
1833                         if (rc == 0)
1834                                 rc = ecore_filter_ucast_cmd(edev, &ucast,
1835                                                     ECORE_SPQ_MODE_CB, NULL);
1836                 }
1837
1838                 if (rc != ECORE_SUCCESS)
1839                         return rc;
1840
1841                 qdev->vxlan_filter_type = filter_type;
1842
1843                 DP_INFO(edev, "Enabling VXLAN tunneling\n");
1844                 qede_set_cmn_tunn_param(&params, clss,
1845                                         (1 << ECORE_MODE_VXLAN_TUNN),
1846                                         (1 << ECORE_MODE_VXLAN_TUNN));
1847                 for_each_hwfn(edev, i) {
1848                         p_hwfn = &edev->hwfns[i];
1849                         rc = ecore_sp_pf_update_tunn_cfg(p_hwfn,
1850                                 &params, ECORE_SPQ_MODE_CB, NULL);
1851                         if (rc != ECORE_SUCCESS) {
1852                                 DP_ERR(edev, "Failed to update tunn_clss %u\n",
1853                                         params.tunn_clss_vxlan);
1854                         }
1855                 }
1856                 qdev->num_tunn_filters++; /* Filter added successfully */
1857         break;
1858         case RTE_ETH_FILTER_DELETE:
1859                 ucast.opcode = ECORE_FILTER_REMOVE;
1860
1861                 if (!(filter_type & ETH_TUNNEL_FILTER_TENID)) {
1862                         rc = qede_mac_int_ops(eth_dev, &ucast, 0);
1863                 } else {
1864                         rc = qede_ucast_filter(eth_dev, &ucast, 0);
1865                         if (rc == 0)
1866                                 rc = ecore_filter_ucast_cmd(edev, &ucast,
1867                                                     ECORE_SPQ_MODE_CB, NULL);
1868                 }
1869                 if (rc != ECORE_SUCCESS)
1870                         return rc;
1871
1872                 qdev->vxlan_filter_type = filter_type;
1873                 qdev->num_tunn_filters--;
1874
1875                 /* Disable VXLAN if VXLAN filters become 0 */
1876                 if (qdev->num_tunn_filters == 0) {
1877                         DP_INFO(edev, "Disabling VXLAN tunneling\n");
1878
1879                         /* Use 0 as tunnel mode */
1880                         qede_set_cmn_tunn_param(&params, clss, 0,
1881                                                 (1 << ECORE_MODE_VXLAN_TUNN));
1882                         for_each_hwfn(edev, i) {
1883                                 p_hwfn = &edev->hwfns[i];
1884                                 rc = ecore_sp_pf_update_tunn_cfg(p_hwfn,
1885                                         &params, ECORE_SPQ_MODE_CB, NULL);
1886                                 if (rc != ECORE_SUCCESS) {
1887                                         DP_ERR(edev,
1888                                                 "Failed to update tunn_clss %u\n",
1889                                                 params.tunn_clss_vxlan);
1890                                         break;
1891                                 }
1892                         }
1893                 }
1894         break;
1895         default:
1896                 DP_ERR(edev, "Unsupported operation %d\n", filter_op);
1897                 return -EINVAL;
1898         }
1899         DP_INFO(edev, "Current VXLAN filters %d\n", qdev->num_tunn_filters);
1900
1901         return 0;
1902 }
1903
1904 int qede_dev_filter_ctrl(struct rte_eth_dev *eth_dev,
1905                          enum rte_filter_type filter_type,
1906                          enum rte_filter_op filter_op,
1907                          void *arg)
1908 {
1909         struct qede_dev *qdev = QEDE_INIT_QDEV(eth_dev);
1910         struct ecore_dev *edev = QEDE_INIT_EDEV(qdev);
1911         struct rte_eth_tunnel_filter_conf *filter_conf =
1912                         (struct rte_eth_tunnel_filter_conf *)arg;
1913
1914         switch (filter_type) {
1915         case RTE_ETH_FILTER_TUNNEL:
1916                 switch (filter_conf->tunnel_type) {
1917                 case RTE_TUNNEL_TYPE_VXLAN:
1918                         DP_INFO(edev,
1919                                 "Packet steering to the specified Rx queue"
1920                                 " is not supported with VXLAN tunneling");
1921                         return(qede_vxlan_tunn_config(eth_dev, filter_op,
1922                                                       filter_conf));
1923                 /* Place holders for future tunneling support */
1924                 case RTE_TUNNEL_TYPE_GENEVE:
1925                 case RTE_TUNNEL_TYPE_TEREDO:
1926                 case RTE_TUNNEL_TYPE_NVGRE:
1927                 case RTE_TUNNEL_TYPE_IP_IN_GRE:
1928                 case RTE_L2_TUNNEL_TYPE_E_TAG:
1929                         DP_ERR(edev, "Unsupported tunnel type %d\n",
1930                                 filter_conf->tunnel_type);
1931                         return -EINVAL;
1932                 case RTE_TUNNEL_TYPE_NONE:
1933                 default:
1934                         return 0;
1935                 }
1936                 break;
1937         case RTE_ETH_FILTER_FDIR:
1938         case RTE_ETH_FILTER_MACVLAN:
1939         case RTE_ETH_FILTER_ETHERTYPE:
1940         case RTE_ETH_FILTER_FLEXIBLE:
1941         case RTE_ETH_FILTER_SYN:
1942         case RTE_ETH_FILTER_NTUPLE:
1943         case RTE_ETH_FILTER_HASH:
1944         case RTE_ETH_FILTER_L2_TUNNEL:
1945         case RTE_ETH_FILTER_MAX:
1946         default:
1947                 DP_ERR(edev, "Unsupported filter type %d\n",
1948                         filter_type);
1949                 return -EINVAL;
1950         }
1951
1952         return 0;
1953 }
1954
1955 static const struct eth_dev_ops qede_eth_dev_ops = {
1956         .dev_configure = qede_dev_configure,
1957         .dev_infos_get = qede_dev_info_get,
1958         .rx_queue_setup = qede_rx_queue_setup,
1959         .rx_queue_release = qede_rx_queue_release,
1960         .tx_queue_setup = qede_tx_queue_setup,
1961         .tx_queue_release = qede_tx_queue_release,
1962         .dev_start = qede_dev_start,
1963         .dev_set_link_up = qede_dev_set_link_up,
1964         .dev_set_link_down = qede_dev_set_link_down,
1965         .link_update = qede_link_update,
1966         .promiscuous_enable = qede_promiscuous_enable,
1967         .promiscuous_disable = qede_promiscuous_disable,
1968         .allmulticast_enable = qede_allmulticast_enable,
1969         .allmulticast_disable = qede_allmulticast_disable,
1970         .dev_stop = qede_dev_stop,
1971         .dev_close = qede_dev_close,
1972         .stats_get = qede_get_stats,
1973         .stats_reset = qede_reset_stats,
1974         .xstats_get = qede_get_xstats,
1975         .xstats_reset = qede_reset_xstats,
1976         .xstats_get_names = qede_get_xstats_names,
1977         .mac_addr_add = qede_mac_addr_add,
1978         .mac_addr_remove = qede_mac_addr_remove,
1979         .mac_addr_set = qede_mac_addr_set,
1980         .vlan_offload_set = qede_vlan_offload_set,
1981         .vlan_filter_set = qede_vlan_filter_set,
1982         .flow_ctrl_set = qede_flow_ctrl_set,
1983         .flow_ctrl_get = qede_flow_ctrl_get,
1984         .dev_supported_ptypes_get = qede_dev_supported_ptypes_get,
1985         .rss_hash_update = qede_rss_hash_update,
1986         .rss_hash_conf_get = qede_rss_hash_conf_get,
1987         .reta_update  = qede_rss_reta_update,
1988         .reta_query  = qede_rss_reta_query,
1989         .mtu_set = qede_set_mtu,
1990         .filter_ctrl = qede_dev_filter_ctrl,
1991         .udp_tunnel_port_add = qede_udp_dst_port_add,
1992         .udp_tunnel_port_del = qede_udp_dst_port_del,
1993 };
1994
1995 static const struct eth_dev_ops qede_eth_vf_dev_ops = {
1996         .dev_configure = qede_dev_configure,
1997         .dev_infos_get = qede_dev_info_get,
1998         .rx_queue_setup = qede_rx_queue_setup,
1999         .rx_queue_release = qede_rx_queue_release,
2000         .tx_queue_setup = qede_tx_queue_setup,
2001         .tx_queue_release = qede_tx_queue_release,
2002         .dev_start = qede_dev_start,
2003         .dev_set_link_up = qede_dev_set_link_up,
2004         .dev_set_link_down = qede_dev_set_link_down,
2005         .link_update = qede_link_update,
2006         .promiscuous_enable = qede_promiscuous_enable,
2007         .promiscuous_disable = qede_promiscuous_disable,
2008         .allmulticast_enable = qede_allmulticast_enable,
2009         .allmulticast_disable = qede_allmulticast_disable,
2010         .dev_stop = qede_dev_stop,
2011         .dev_close = qede_dev_close,
2012         .stats_get = qede_get_stats,
2013         .stats_reset = qede_reset_stats,
2014         .xstats_get = qede_get_xstats,
2015         .xstats_reset = qede_reset_xstats,
2016         .xstats_get_names = qede_get_xstats_names,
2017         .vlan_offload_set = qede_vlan_offload_set,
2018         .vlan_filter_set = qede_vlan_filter_set,
2019         .dev_supported_ptypes_get = qede_dev_supported_ptypes_get,
2020         .rss_hash_update = qede_rss_hash_update,
2021         .rss_hash_conf_get = qede_rss_hash_conf_get,
2022         .reta_update  = qede_rss_reta_update,
2023         .reta_query  = qede_rss_reta_query,
2024         .mtu_set = qede_set_mtu,
2025 };
2026
2027 static void qede_update_pf_params(struct ecore_dev *edev)
2028 {
2029         struct ecore_pf_params pf_params;
2030
2031         memset(&pf_params, 0, sizeof(struct ecore_pf_params));
2032         pf_params.eth_pf_params.num_cons = QEDE_PF_NUM_CONNS;
2033         qed_ops->common->update_pf_params(edev, &pf_params);
2034 }
2035
2036 static int qede_common_dev_init(struct rte_eth_dev *eth_dev, bool is_vf)
2037 {
2038         struct rte_pci_device *pci_dev;
2039         struct rte_pci_addr pci_addr;
2040         struct qede_dev *adapter;
2041         struct ecore_dev *edev;
2042         struct qed_dev_eth_info dev_info;
2043         struct qed_slowpath_params params;
2044         static bool do_once = true;
2045         uint8_t bulletin_change;
2046         uint8_t vf_mac[ETHER_ADDR_LEN];
2047         uint8_t is_mac_forced;
2048         bool is_mac_exist;
2049         /* Fix up ecore debug level */
2050         uint32_t dp_module = ~0 & ~ECORE_MSG_HW;
2051         uint8_t dp_level = ECORE_LEVEL_VERBOSE;
2052         uint32_t max_mac_addrs;
2053         int rc;
2054
2055         /* Extract key data structures */
2056         adapter = eth_dev->data->dev_private;
2057         edev = &adapter->edev;
2058         pci_dev = RTE_DEV_TO_PCI(eth_dev->device);
2059         pci_addr = pci_dev->addr;
2060
2061         PMD_INIT_FUNC_TRACE(edev);
2062
2063         snprintf(edev->name, NAME_SIZE, PCI_SHORT_PRI_FMT ":dpdk-port-%u",
2064                  pci_addr.bus, pci_addr.devid, pci_addr.function,
2065                  eth_dev->data->port_id);
2066
2067         eth_dev->rx_pkt_burst = qede_recv_pkts;
2068         eth_dev->tx_pkt_burst = qede_xmit_pkts;
2069
2070         if (rte_eal_process_type() != RTE_PROC_PRIMARY) {
2071                 DP_NOTICE(edev, false,
2072                           "Skipping device init from secondary process\n");
2073                 return 0;
2074         }
2075
2076         rte_eth_copy_pci_info(eth_dev, pci_dev);
2077
2078         /* @DPDK */
2079         edev->vendor_id = pci_dev->id.vendor_id;
2080         edev->device_id = pci_dev->id.device_id;
2081
2082         qed_ops = qed_get_eth_ops();
2083         if (!qed_ops) {
2084                 DP_ERR(edev, "Failed to get qed_eth_ops_pass\n");
2085                 return -EINVAL;
2086         }
2087
2088         DP_INFO(edev, "Starting qede probe\n");
2089
2090         rc = qed_ops->common->probe(edev, pci_dev, QED_PROTOCOL_ETH,
2091                                     dp_module, dp_level, is_vf);
2092
2093         if (rc != 0) {
2094                 DP_ERR(edev, "qede probe failed rc %d\n", rc);
2095                 return -ENODEV;
2096         }
2097
2098         qede_update_pf_params(edev);
2099
2100         rte_intr_callback_register(&pci_dev->intr_handle,
2101                                    qede_interrupt_handler, (void *)eth_dev);
2102
2103         if (rte_intr_enable(&pci_dev->intr_handle)) {
2104                 DP_ERR(edev, "rte_intr_enable() failed\n");
2105                 return -ENODEV;
2106         }
2107
2108         /* Start the Slowpath-process */
2109         memset(&params, 0, sizeof(struct qed_slowpath_params));
2110         params.int_mode = ECORE_INT_MODE_MSIX;
2111         params.drv_major = QEDE_PMD_VERSION_MAJOR;
2112         params.drv_minor = QEDE_PMD_VERSION_MINOR;
2113         params.drv_rev = QEDE_PMD_VERSION_REVISION;
2114         params.drv_eng = QEDE_PMD_VERSION_PATCH;
2115         strncpy((char *)params.name, QEDE_PMD_VER_PREFIX,
2116                 QEDE_PMD_DRV_VER_STR_SIZE);
2117
2118         /* For CMT mode device do periodic polling for slowpath events.
2119          * This is required since uio device uses only one MSI-x
2120          * interrupt vector but we need one for each engine.
2121          */
2122         if (edev->num_hwfns > 1 && IS_PF(edev)) {
2123                 rc = rte_eal_alarm_set(timer_period * US_PER_S,
2124                                        qede_poll_sp_sb_cb,
2125                                        (void *)eth_dev);
2126                 if (rc != 0) {
2127                         DP_ERR(edev, "Unable to start periodic"
2128                                      " timer rc %d\n", rc);
2129                         return -EINVAL;
2130                 }
2131         }
2132
2133         rc = qed_ops->common->slowpath_start(edev, &params);
2134         if (rc) {
2135                 DP_ERR(edev, "Cannot start slowpath rc = %d\n", rc);
2136                 rte_eal_alarm_cancel(qede_poll_sp_sb_cb,
2137                                      (void *)eth_dev);
2138                 return -ENODEV;
2139         }
2140
2141         rc = qed_ops->fill_dev_info(edev, &dev_info);
2142         if (rc) {
2143                 DP_ERR(edev, "Cannot get device_info rc %d\n", rc);
2144                 qed_ops->common->slowpath_stop(edev);
2145                 qed_ops->common->remove(edev);
2146                 rte_eal_alarm_cancel(qede_poll_sp_sb_cb,
2147                                      (void *)eth_dev);
2148                 return -ENODEV;
2149         }
2150
2151         qede_alloc_etherdev(adapter, &dev_info);
2152
2153         adapter->ops->common->set_id(edev, edev->name, QEDE_PMD_VERSION);
2154
2155         if (!is_vf)
2156                 adapter->dev_info.num_mac_addrs =
2157                         (uint32_t)RESC_NUM(ECORE_LEADING_HWFN(edev),
2158                                             ECORE_MAC);
2159         else
2160                 ecore_vf_get_num_mac_filters(ECORE_LEADING_HWFN(edev),
2161                                              &adapter->dev_info.num_mac_addrs);
2162
2163         /* Allocate memory for storing MAC addr */
2164         eth_dev->data->mac_addrs = rte_zmalloc(edev->name,
2165                                         (ETHER_ADDR_LEN *
2166                                         adapter->dev_info.num_mac_addrs),
2167                                         RTE_CACHE_LINE_SIZE);
2168
2169         if (eth_dev->data->mac_addrs == NULL) {
2170                 DP_ERR(edev, "Failed to allocate MAC address\n");
2171                 qed_ops->common->slowpath_stop(edev);
2172                 qed_ops->common->remove(edev);
2173                 rte_eal_alarm_cancel(qede_poll_sp_sb_cb,
2174                                      (void *)eth_dev);
2175                 return -ENOMEM;
2176         }
2177
2178         if (!is_vf) {
2179                 ether_addr_copy((struct ether_addr *)edev->hwfns[0].
2180                                 hw_info.hw_mac_addr,
2181                                 &eth_dev->data->mac_addrs[0]);
2182                 ether_addr_copy(&eth_dev->data->mac_addrs[0],
2183                                 &adapter->primary_mac);
2184         } else {
2185                 ecore_vf_read_bulletin(ECORE_LEADING_HWFN(edev),
2186                                        &bulletin_change);
2187                 if (bulletin_change) {
2188                         is_mac_exist =
2189                             ecore_vf_bulletin_get_forced_mac(
2190                                                 ECORE_LEADING_HWFN(edev),
2191                                                 vf_mac,
2192                                                 &is_mac_forced);
2193                         if (is_mac_exist && is_mac_forced) {
2194                                 DP_INFO(edev, "VF macaddr received from PF\n");
2195                                 ether_addr_copy((struct ether_addr *)&vf_mac,
2196                                                 &eth_dev->data->mac_addrs[0]);
2197                                 ether_addr_copy(&eth_dev->data->mac_addrs[0],
2198                                                 &adapter->primary_mac);
2199                         } else {
2200                                 DP_NOTICE(edev, false,
2201                                           "No VF macaddr assigned\n");
2202                         }
2203                 }
2204         }
2205
2206         eth_dev->dev_ops = (is_vf) ? &qede_eth_vf_dev_ops : &qede_eth_dev_ops;
2207
2208         if (do_once) {
2209                 qede_print_adapter_info(adapter);
2210                 do_once = false;
2211         }
2212
2213         adapter->state = QEDE_DEV_INIT;
2214
2215         DP_NOTICE(edev, false, "MAC address : %02x:%02x:%02x:%02x:%02x:%02x\n",
2216                   adapter->primary_mac.addr_bytes[0],
2217                   adapter->primary_mac.addr_bytes[1],
2218                   adapter->primary_mac.addr_bytes[2],
2219                   adapter->primary_mac.addr_bytes[3],
2220                   adapter->primary_mac.addr_bytes[4],
2221                   adapter->primary_mac.addr_bytes[5]);
2222
2223         return rc;
2224 }
2225
2226 static int qedevf_eth_dev_init(struct rte_eth_dev *eth_dev)
2227 {
2228         return qede_common_dev_init(eth_dev, 1);
2229 }
2230
2231 static int qede_eth_dev_init(struct rte_eth_dev *eth_dev)
2232 {
2233         return qede_common_dev_init(eth_dev, 0);
2234 }
2235
2236 static int qede_dev_common_uninit(struct rte_eth_dev *eth_dev)
2237 {
2238         /* only uninitialize in the primary process */
2239         if (rte_eal_process_type() != RTE_PROC_PRIMARY)
2240                 return 0;
2241
2242         /* safe to close dev here */
2243         qede_dev_close(eth_dev);
2244
2245         eth_dev->dev_ops = NULL;
2246         eth_dev->rx_pkt_burst = NULL;
2247         eth_dev->tx_pkt_burst = NULL;
2248
2249         if (eth_dev->data->mac_addrs)
2250                 rte_free(eth_dev->data->mac_addrs);
2251
2252         eth_dev->data->mac_addrs = NULL;
2253
2254         return 0;
2255 }
2256
2257 static int qede_eth_dev_uninit(struct rte_eth_dev *eth_dev)
2258 {
2259         return qede_dev_common_uninit(eth_dev);
2260 }
2261
2262 static int qedevf_eth_dev_uninit(struct rte_eth_dev *eth_dev)
2263 {
2264         return qede_dev_common_uninit(eth_dev);
2265 }
2266
2267 static struct rte_pci_id pci_id_qedevf_map[] = {
2268 #define QEDEVF_RTE_PCI_DEVICE(dev) RTE_PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, dev)
2269         {
2270                 QEDEVF_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_NX2_VF)
2271         },
2272         {
2273                 QEDEVF_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_57980S_IOV)
2274         },
2275         {
2276                 QEDEVF_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_AH_IOV)
2277         },
2278         {.vendor_id = 0,}
2279 };
2280
2281 static struct rte_pci_id pci_id_qede_map[] = {
2282 #define QEDE_RTE_PCI_DEVICE(dev) RTE_PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, dev)
2283         {
2284                 QEDE_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_NX2_57980E)
2285         },
2286         {
2287                 QEDE_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_NX2_57980S)
2288         },
2289         {
2290                 QEDE_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_57980S_40)
2291         },
2292         {
2293                 QEDE_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_57980S_25)
2294         },
2295         {
2296                 QEDE_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_57980S_100)
2297         },
2298         {
2299                 QEDE_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_57980S_50)
2300         },
2301         {
2302                 QEDE_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_AH_50G)
2303         },
2304         {
2305                 QEDE_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_AH_10G)
2306         },
2307         {
2308                 QEDE_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_AH_40G)
2309         },
2310         {
2311                 QEDE_RTE_PCI_DEVICE(PCI_DEVICE_ID_QLOGIC_AH_25G)
2312         },
2313         {.vendor_id = 0,}
2314 };
2315
2316 static struct eth_driver rte_qedevf_pmd = {
2317         .pci_drv = {
2318                     .id_table = pci_id_qedevf_map,
2319                     .drv_flags =
2320                     RTE_PCI_DRV_NEED_MAPPING | RTE_PCI_DRV_INTR_LSC,
2321                     .probe = rte_eth_dev_pci_probe,
2322                     .remove = rte_eth_dev_pci_remove,
2323                    },
2324         .eth_dev_init = qedevf_eth_dev_init,
2325         .eth_dev_uninit = qedevf_eth_dev_uninit,
2326         .dev_private_size = sizeof(struct qede_dev),
2327 };
2328
2329 static struct eth_driver rte_qede_pmd = {
2330         .pci_drv = {
2331                     .id_table = pci_id_qede_map,
2332                     .drv_flags =
2333                     RTE_PCI_DRV_NEED_MAPPING | RTE_PCI_DRV_INTR_LSC,
2334                     .probe = rte_eth_dev_pci_probe,
2335                     .remove = rte_eth_dev_pci_remove,
2336                    },
2337         .eth_dev_init = qede_eth_dev_init,
2338         .eth_dev_uninit = qede_eth_dev_uninit,
2339         .dev_private_size = sizeof(struct qede_dev),
2340 };
2341
2342 RTE_PMD_REGISTER_PCI(net_qede, rte_qede_pmd.pci_drv);
2343 RTE_PMD_REGISTER_PCI_TABLE(net_qede, pci_id_qede_map);
2344 RTE_PMD_REGISTER_KMOD_DEP(net_qede, "* igb_uio | uio_pci_generic | vfio");
2345 RTE_PMD_REGISTER_PCI(net_qede_vf, rte_qedevf_pmd.pci_drv);
2346 RTE_PMD_REGISTER_PCI_TABLE(net_qede_vf, pci_id_qedevf_map);
2347 RTE_PMD_REGISTER_KMOD_DEP(net_qede_vf, "* igb_uio | vfio");