2 * Copyright (c) 2006-2016 Solarflare Communications Inc.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are met:
8 * 1. Redistributions of source code must retain the above copyright notice,
9 * this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
14 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
15 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
16 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
17 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
18 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
19 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
20 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
21 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
22 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
23 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
24 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 * The views and conclusions contained in the software and documentation are
27 * those of the authors and should not be interpreted as representing official
28 * policies, either expressed or implied, of the FreeBSD Project.
35 #include "efx_check.h"
36 #include "efx_phy_ids.h"
42 #define EFX_STATIC_ASSERT(_cond) \
43 ((void)sizeof(char[(_cond) ? 1 : -1]))
45 #define EFX_ARRAY_SIZE(_array) \
46 (sizeof(_array) / sizeof((_array)[0]))
48 #define EFX_FIELD_OFFSET(_type, _field) \
49 ((size_t) &(((_type *)0)->_field))
53 typedef __success(return == 0) int efx_rc_t;
58 typedef enum efx_family_e {
60 EFX_FAMILY_FALCON, /* Obsolete and not supported */
62 EFX_FAMILY_HUNTINGTON,
67 extern __checkReturn efx_rc_t
71 __out efx_family_t *efp);
74 #define EFX_PCI_VENID_SFC 0x1924
76 #define EFX_PCI_DEVID_FALCON 0x0710 /* SFC4000 */
78 #define EFX_PCI_DEVID_BETHPAGE 0x0803 /* SFC9020 */
79 #define EFX_PCI_DEVID_SIENA 0x0813 /* SFL9021 */
80 #define EFX_PCI_DEVID_SIENA_F1_UNINIT 0x0810
82 #define EFX_PCI_DEVID_HUNTINGTON_PF_UNINIT 0x0901
83 #define EFX_PCI_DEVID_FARMINGDALE 0x0903 /* SFC9120 PF */
84 #define EFX_PCI_DEVID_GREENPORT 0x0923 /* SFC9140 PF */
86 #define EFX_PCI_DEVID_FARMINGDALE_VF 0x1903 /* SFC9120 VF */
87 #define EFX_PCI_DEVID_GREENPORT_VF 0x1923 /* SFC9140 VF */
89 #define EFX_PCI_DEVID_MEDFORD_PF_UNINIT 0x0913
90 #define EFX_PCI_DEVID_MEDFORD 0x0A03 /* SFC9240 PF */
91 #define EFX_PCI_DEVID_MEDFORD_VF 0x1A03 /* SFC9240 VF */
100 EFX_ERR_BUFID_DC_OOB,
113 /* Calculate the IEEE 802.3 CRC32 of a MAC addr */
114 extern __checkReturn uint32_t
116 __in uint32_t crc_init,
117 __in_ecount(length) uint8_t const *input,
121 /* Type prototypes */
123 typedef struct efx_rxq_s efx_rxq_t;
127 typedef struct efx_nic_s efx_nic_t;
129 extern __checkReturn efx_rc_t
131 __in efx_family_t family,
132 __in efsys_identifier_t *esip,
133 __in efsys_bar_t *esbp,
134 __in efsys_lock_t *eslp,
135 __deref_out efx_nic_t **enpp);
137 extern __checkReturn efx_rc_t
139 __in efx_nic_t *enp);
141 extern __checkReturn efx_rc_t
143 __in efx_nic_t *enp);
145 extern __checkReturn efx_rc_t
147 __in efx_nic_t *enp);
151 extern __checkReturn efx_rc_t
152 efx_nic_register_test(
153 __in efx_nic_t *enp);
155 #endif /* EFSYS_OPT_DIAG */
159 __in efx_nic_t *enp);
163 __in efx_nic_t *enp);
167 __in efx_nic_t *enp);
169 #define EFX_PCIE_LINK_SPEED_GEN1 1
170 #define EFX_PCIE_LINK_SPEED_GEN2 2
171 #define EFX_PCIE_LINK_SPEED_GEN3 3
173 typedef enum efx_pcie_link_performance_e {
174 EFX_PCIE_LINK_PERFORMANCE_UNKNOWN_BANDWIDTH,
175 EFX_PCIE_LINK_PERFORMANCE_SUBOPTIMAL_BANDWIDTH,
176 EFX_PCIE_LINK_PERFORMANCE_SUBOPTIMAL_LATENCY,
177 EFX_PCIE_LINK_PERFORMANCE_OPTIMAL
178 } efx_pcie_link_performance_t;
180 extern __checkReturn efx_rc_t
181 efx_nic_calculate_pcie_link_bandwidth(
182 __in uint32_t pcie_link_width,
183 __in uint32_t pcie_link_gen,
184 __out uint32_t *bandwidth_mbpsp);
186 extern __checkReturn efx_rc_t
187 efx_nic_check_pcie_link_speed(
189 __in uint32_t pcie_link_width,
190 __in uint32_t pcie_link_gen,
191 __out efx_pcie_link_performance_t *resultp);
195 #if EFSYS_OPT_HUNTINGTON || EFSYS_OPT_MEDFORD
196 /* Huntington and Medford require MCDIv2 commands */
197 #define WITH_MCDI_V2 1
200 typedef struct efx_mcdi_req_s efx_mcdi_req_t;
202 typedef enum efx_mcdi_exception_e {
203 EFX_MCDI_EXCEPTION_MC_REBOOT,
204 EFX_MCDI_EXCEPTION_MC_BADASSERT,
205 } efx_mcdi_exception_t;
207 #if EFSYS_OPT_MCDI_LOGGING
208 typedef enum efx_log_msg_e {
210 EFX_LOG_MCDI_REQUEST,
211 EFX_LOG_MCDI_RESPONSE,
213 #endif /* EFSYS_OPT_MCDI_LOGGING */
215 typedef struct efx_mcdi_transport_s {
217 efsys_mem_t *emt_dma_mem;
218 void (*emt_execute)(void *, efx_mcdi_req_t *);
219 void (*emt_ev_cpl)(void *);
220 void (*emt_exception)(void *, efx_mcdi_exception_t);
221 #if EFSYS_OPT_MCDI_LOGGING
222 void (*emt_logger)(void *, efx_log_msg_t,
223 void *, size_t, void *, size_t);
224 #endif /* EFSYS_OPT_MCDI_LOGGING */
225 #if EFSYS_OPT_MCDI_PROXY_AUTH
226 void (*emt_ev_proxy_response)(void *, uint32_t, efx_rc_t);
227 #endif /* EFSYS_OPT_MCDI_PROXY_AUTH */
228 } efx_mcdi_transport_t;
230 extern __checkReturn efx_rc_t
233 __in const efx_mcdi_transport_t *mtp);
235 extern __checkReturn efx_rc_t
237 __in efx_nic_t *enp);
241 __in efx_nic_t *enp);
244 efx_mcdi_get_timeout(
246 __in efx_mcdi_req_t *emrp,
247 __out uint32_t *usec_timeoutp);
250 efx_mcdi_request_start(
252 __in efx_mcdi_req_t *emrp,
253 __in boolean_t ev_cpl);
255 extern __checkReturn boolean_t
256 efx_mcdi_request_poll(
257 __in efx_nic_t *enp);
259 extern __checkReturn boolean_t
260 efx_mcdi_request_abort(
261 __in efx_nic_t *enp);
265 __in efx_nic_t *enp);
267 #endif /* EFSYS_OPT_MCDI */
271 #define EFX_NINTR_SIENA 1024
273 typedef enum efx_intr_type_e {
274 EFX_INTR_INVALID = 0,
280 #define EFX_INTR_SIZE (sizeof (efx_oword_t))
282 extern __checkReturn efx_rc_t
285 __in efx_intr_type_t type,
286 __in efsys_mem_t *esmp);
290 __in efx_nic_t *enp);
294 __in efx_nic_t *enp);
297 efx_intr_disable_unlocked(
298 __in efx_nic_t *enp);
300 #define EFX_INTR_NEVQS 32
302 extern __checkReturn efx_rc_t
305 __in unsigned int level);
308 efx_intr_status_line(
310 __out boolean_t *fatalp,
311 __out uint32_t *maskp);
314 efx_intr_status_message(
316 __in unsigned int message,
317 __out boolean_t *fatalp);
321 __in efx_nic_t *enp);
325 __in efx_nic_t *enp);
329 #if EFSYS_OPT_MAC_STATS
331 /* START MKCONFIG GENERATED EfxHeaderMacBlock e323546097fd7c65 */
332 typedef enum efx_mac_stat_e {
335 EFX_MAC_RX_UNICST_PKTS,
336 EFX_MAC_RX_MULTICST_PKTS,
337 EFX_MAC_RX_BRDCST_PKTS,
338 EFX_MAC_RX_PAUSE_PKTS,
339 EFX_MAC_RX_LE_64_PKTS,
340 EFX_MAC_RX_65_TO_127_PKTS,
341 EFX_MAC_RX_128_TO_255_PKTS,
342 EFX_MAC_RX_256_TO_511_PKTS,
343 EFX_MAC_RX_512_TO_1023_PKTS,
344 EFX_MAC_RX_1024_TO_15XX_PKTS,
345 EFX_MAC_RX_GE_15XX_PKTS,
347 EFX_MAC_RX_FCS_ERRORS,
348 EFX_MAC_RX_DROP_EVENTS,
349 EFX_MAC_RX_FALSE_CARRIER_ERRORS,
350 EFX_MAC_RX_SYMBOL_ERRORS,
351 EFX_MAC_RX_ALIGN_ERRORS,
352 EFX_MAC_RX_INTERNAL_ERRORS,
353 EFX_MAC_RX_JABBER_PKTS,
354 EFX_MAC_RX_LANE0_CHAR_ERR,
355 EFX_MAC_RX_LANE1_CHAR_ERR,
356 EFX_MAC_RX_LANE2_CHAR_ERR,
357 EFX_MAC_RX_LANE3_CHAR_ERR,
358 EFX_MAC_RX_LANE0_DISP_ERR,
359 EFX_MAC_RX_LANE1_DISP_ERR,
360 EFX_MAC_RX_LANE2_DISP_ERR,
361 EFX_MAC_RX_LANE3_DISP_ERR,
362 EFX_MAC_RX_MATCH_FAULT,
363 EFX_MAC_RX_NODESC_DROP_CNT,
366 EFX_MAC_TX_UNICST_PKTS,
367 EFX_MAC_TX_MULTICST_PKTS,
368 EFX_MAC_TX_BRDCST_PKTS,
369 EFX_MAC_TX_PAUSE_PKTS,
370 EFX_MAC_TX_LE_64_PKTS,
371 EFX_MAC_TX_65_TO_127_PKTS,
372 EFX_MAC_TX_128_TO_255_PKTS,
373 EFX_MAC_TX_256_TO_511_PKTS,
374 EFX_MAC_TX_512_TO_1023_PKTS,
375 EFX_MAC_TX_1024_TO_15XX_PKTS,
376 EFX_MAC_TX_GE_15XX_PKTS,
378 EFX_MAC_TX_SGL_COL_PKTS,
379 EFX_MAC_TX_MULT_COL_PKTS,
380 EFX_MAC_TX_EX_COL_PKTS,
381 EFX_MAC_TX_LATE_COL_PKTS,
383 EFX_MAC_TX_EX_DEF_PKTS,
384 EFX_MAC_PM_TRUNC_BB_OVERFLOW,
385 EFX_MAC_PM_DISCARD_BB_OVERFLOW,
386 EFX_MAC_PM_TRUNC_VFIFO_FULL,
387 EFX_MAC_PM_DISCARD_VFIFO_FULL,
388 EFX_MAC_PM_TRUNC_QBB,
389 EFX_MAC_PM_DISCARD_QBB,
390 EFX_MAC_PM_DISCARD_MAPPING,
391 EFX_MAC_RXDP_Q_DISABLED_PKTS,
392 EFX_MAC_RXDP_DI_DROPPED_PKTS,
393 EFX_MAC_RXDP_STREAMING_PKTS,
394 EFX_MAC_RXDP_HLB_FETCH,
395 EFX_MAC_RXDP_HLB_WAIT,
396 EFX_MAC_VADAPTER_RX_UNICAST_PACKETS,
397 EFX_MAC_VADAPTER_RX_UNICAST_BYTES,
398 EFX_MAC_VADAPTER_RX_MULTICAST_PACKETS,
399 EFX_MAC_VADAPTER_RX_MULTICAST_BYTES,
400 EFX_MAC_VADAPTER_RX_BROADCAST_PACKETS,
401 EFX_MAC_VADAPTER_RX_BROADCAST_BYTES,
402 EFX_MAC_VADAPTER_RX_BAD_PACKETS,
403 EFX_MAC_VADAPTER_RX_BAD_BYTES,
404 EFX_MAC_VADAPTER_RX_OVERFLOW,
405 EFX_MAC_VADAPTER_TX_UNICAST_PACKETS,
406 EFX_MAC_VADAPTER_TX_UNICAST_BYTES,
407 EFX_MAC_VADAPTER_TX_MULTICAST_PACKETS,
408 EFX_MAC_VADAPTER_TX_MULTICAST_BYTES,
409 EFX_MAC_VADAPTER_TX_BROADCAST_PACKETS,
410 EFX_MAC_VADAPTER_TX_BROADCAST_BYTES,
411 EFX_MAC_VADAPTER_TX_BAD_PACKETS,
412 EFX_MAC_VADAPTER_TX_BAD_BYTES,
413 EFX_MAC_VADAPTER_TX_OVERFLOW,
417 /* END MKCONFIG GENERATED EfxHeaderMacBlock */
419 #endif /* EFSYS_OPT_MAC_STATS */
421 typedef enum efx_link_mode_e {
422 EFX_LINK_UNKNOWN = 0,
435 #define EFX_MAC_ADDR_LEN 6
437 #define EFX_MAC_ADDR_IS_MULTICAST(_address) (((uint8_t *)_address)[0] & 0x01)
439 #define EFX_MAC_MULTICAST_LIST_MAX 256
441 #define EFX_MAC_SDU_MAX 9202
443 #define EFX_MAC_PDU_ADJUSTMENT \
447 + /* bug16011 */ 16) \
449 #define EFX_MAC_PDU(_sdu) \
450 P2ROUNDUP((_sdu) + EFX_MAC_PDU_ADJUSTMENT, 8)
453 * Due to the P2ROUNDUP in EFX_MAC_PDU(), EFX_MAC_SDU_FROM_PDU() may give
454 * the SDU rounded up slightly.
456 #define EFX_MAC_SDU_FROM_PDU(_pdu) ((_pdu) - EFX_MAC_PDU_ADJUSTMENT)
458 #define EFX_MAC_PDU_MIN 60
459 #define EFX_MAC_PDU_MAX EFX_MAC_PDU(EFX_MAC_SDU_MAX)
461 extern __checkReturn efx_rc_t
466 extern __checkReturn efx_rc_t
471 extern __checkReturn efx_rc_t
476 extern __checkReturn efx_rc_t
479 __in boolean_t all_unicst,
480 __in boolean_t mulcst,
481 __in boolean_t all_mulcst,
482 __in boolean_t brdcst);
484 extern __checkReturn efx_rc_t
485 efx_mac_multicast_list_set(
487 __in_ecount(6*count) uint8_t const *addrs,
490 extern __checkReturn efx_rc_t
491 efx_mac_filter_default_rxq_set(
494 __in boolean_t using_rss);
497 efx_mac_filter_default_rxq_clear(
498 __in efx_nic_t *enp);
500 extern __checkReturn efx_rc_t
503 __in boolean_t enabled);
505 extern __checkReturn efx_rc_t
508 __out boolean_t *mac_upp);
510 #define EFX_FCNTL_RESPOND 0x00000001
511 #define EFX_FCNTL_GENERATE 0x00000002
513 extern __checkReturn efx_rc_t
516 __in unsigned int fcntl,
517 __in boolean_t autoneg);
522 __out unsigned int *fcntl_wantedp,
523 __out unsigned int *fcntl_linkp);
526 #if EFSYS_OPT_MAC_STATS
530 extern __checkReturn const char *
533 __in unsigned int id);
535 #endif /* EFSYS_OPT_NAMES */
537 #define EFX_MAC_STATS_MASK_BITS_PER_PAGE (8 * sizeof (uint32_t))
539 #define EFX_MAC_STATS_MASK_NPAGES \
540 (P2ROUNDUP(EFX_MAC_NSTATS, EFX_MAC_STATS_MASK_BITS_PER_PAGE) / \
541 EFX_MAC_STATS_MASK_BITS_PER_PAGE)
544 * Get mask of MAC statistics supported by the hardware.
546 * If mask_size is insufficient to return the mask, EINVAL error is
547 * returned. EFX_MAC_STATS_MASK_NPAGES multiplied by size of the page
548 * (which is sizeof (uint32_t)) is sufficient.
550 extern __checkReturn efx_rc_t
551 efx_mac_stats_get_mask(
553 __out_bcount(mask_size) uint32_t *maskp,
554 __in size_t mask_size);
556 #define EFX_MAC_STAT_SUPPORTED(_mask, _stat) \
557 ((_mask)[(_stat) / EFX_MAC_STATS_MASK_BITS_PER_PAGE] & \
558 (1ULL << ((_stat) & (EFX_MAC_STATS_MASK_BITS_PER_PAGE - 1))))
560 #define EFX_MAC_STATS_SIZE 0x400
562 extern __checkReturn efx_rc_t
564 __in efx_nic_t *enp);
567 * Upload mac statistics supported by the hardware into the given buffer.
569 * The reference buffer must be at least %EFX_MAC_STATS_SIZE bytes,
572 * The hardware will only DMA statistics that it understands (of course).
573 * Drivers should not make any assumptions about which statistics are
574 * supported, especially when the statistics are generated by firmware.
576 * Thus, drivers should zero this buffer before use, so that not-understood
577 * statistics read back as zero.
579 extern __checkReturn efx_rc_t
580 efx_mac_stats_upload(
582 __in efsys_mem_t *esmp);
584 extern __checkReturn efx_rc_t
585 efx_mac_stats_periodic(
587 __in efsys_mem_t *esmp,
588 __in uint16_t period_ms,
589 __in boolean_t events);
591 extern __checkReturn efx_rc_t
592 efx_mac_stats_update(
594 __in efsys_mem_t *esmp,
595 __inout_ecount(EFX_MAC_NSTATS) efsys_stat_t *stat,
596 __inout_opt uint32_t *generationp);
598 #endif /* EFSYS_OPT_MAC_STATS */
602 typedef enum efx_mon_type_e {
614 __in efx_nic_t *enp);
616 #endif /* EFSYS_OPT_NAMES */
618 extern __checkReturn efx_rc_t
620 __in efx_nic_t *enp);
622 #if EFSYS_OPT_MON_STATS
624 #define EFX_MON_STATS_PAGE_SIZE 0x100
625 #define EFX_MON_MASK_ELEMENT_SIZE 32
627 /* START MKCONFIG GENERATED MonitorHeaderStatsBlock 5d4ee5185e419abe */
628 typedef enum efx_mon_stat_e {
635 EFX_MON_STAT_EXT_TEMP,
636 EFX_MON_STAT_INT_TEMP,
639 EFX_MON_STAT_INT_COOLING,
640 EFX_MON_STAT_EXT_COOLING,
648 EFX_MON_STAT_AOE_TEMP,
649 EFX_MON_STAT_PSU_AOE_TEMP,
650 EFX_MON_STAT_PSU_TEMP,
656 EFX_MON_STAT_VAOE_IN,
658 EFX_MON_STAT_IAOE_IN,
659 EFX_MON_STAT_NIC_POWER,
663 EFX_MON_STAT_0_9V_ADC,
664 EFX_MON_STAT_INT_TEMP2,
665 EFX_MON_STAT_VREG_TEMP,
666 EFX_MON_STAT_VREG_0_9V_TEMP,
667 EFX_MON_STAT_VREG_1_2V_TEMP,
668 EFX_MON_STAT_INT_VPTAT,
669 EFX_MON_STAT_INT_ADC_TEMP,
670 EFX_MON_STAT_EXT_VPTAT,
671 EFX_MON_STAT_EXT_ADC_TEMP,
672 EFX_MON_STAT_AMBIENT_TEMP,
673 EFX_MON_STAT_AIRFLOW,
674 EFX_MON_STAT_VDD08D_VSS08D_CSR,
675 EFX_MON_STAT_VDD08D_VSS08D_CSR_EXTADC,
676 EFX_MON_STAT_HOTPOINT_TEMP,
677 EFX_MON_STAT_PHY_POWER_SWITCH_PORT0,
678 EFX_MON_STAT_PHY_POWER_SWITCH_PORT1,
679 EFX_MON_STAT_MUM_VCC,
682 EFX_MON_STAT_0V9_A_TEMP,
685 EFX_MON_STAT_0V9_B_TEMP,
686 EFX_MON_STAT_CCOM_AVREG_1V2_SUPPLY,
687 EFX_MON_STAT_CCOM_AVREG_1V2_SUPPLY_EXT_ADC,
688 EFX_MON_STAT_CCOM_AVREG_1V8_SUPPLY,
689 EFX_MON_STAT_CCOM_AVREG_1V8_SUPPLY_EXT_ADC,
690 EFX_MON_STAT_CONTROLLER_MASTER_VPTAT,
691 EFX_MON_STAT_CONTROLLER_MASTER_INTERNAL_TEMP,
692 EFX_MON_STAT_CONTROLLER_MASTER_VPTAT_EXT_ADC,
693 EFX_MON_STAT_CONTROLLER_MASTER_INTERNAL_TEMP_EXT_ADC,
694 EFX_MON_STAT_CONTROLLER_SLAVE_VPTAT,
695 EFX_MON_STAT_CONTROLLER_SLAVE_INTERNAL_TEMP,
696 EFX_MON_STAT_CONTROLLER_SLAVE_VPTAT_EXT_ADC,
697 EFX_MON_STAT_CONTROLLER_SLAVE_INTERNAL_TEMP_EXT_ADC,
698 EFX_MON_STAT_SODIMM_VOUT,
699 EFX_MON_STAT_SODIMM_0_TEMP,
700 EFX_MON_STAT_SODIMM_1_TEMP,
701 EFX_MON_STAT_PHY0_VCC,
702 EFX_MON_STAT_PHY1_VCC,
703 EFX_MON_STAT_CONTROLLER_TDIODE_TEMP,
704 EFX_MON_STAT_BOARD_FRONT_TEMP,
705 EFX_MON_STAT_BOARD_BACK_TEMP,
709 /* END MKCONFIG GENERATED MonitorHeaderStatsBlock */
711 typedef enum efx_mon_stat_state_e {
712 EFX_MON_STAT_STATE_OK = 0,
713 EFX_MON_STAT_STATE_WARNING = 1,
714 EFX_MON_STAT_STATE_FATAL = 2,
715 EFX_MON_STAT_STATE_BROKEN = 3,
716 EFX_MON_STAT_STATE_NO_READING = 4,
717 } efx_mon_stat_state_t;
719 typedef struct efx_mon_stat_value_s {
722 } efx_mon_stat_value_t;
729 __in efx_mon_stat_t id);
731 #endif /* EFSYS_OPT_NAMES */
733 extern __checkReturn efx_rc_t
734 efx_mon_stats_update(
736 __in efsys_mem_t *esmp,
737 __inout_ecount(EFX_MON_NSTATS) efx_mon_stat_value_t *values);
739 #endif /* EFSYS_OPT_MON_STATS */
743 __in efx_nic_t *enp);
747 extern __checkReturn efx_rc_t
749 __in efx_nic_t *enp);
751 #if EFSYS_OPT_PHY_LED_CONTROL
753 typedef enum efx_phy_led_mode_e {
754 EFX_PHY_LED_DEFAULT = 0,
759 } efx_phy_led_mode_t;
761 extern __checkReturn efx_rc_t
764 __in efx_phy_led_mode_t mode);
766 #endif /* EFSYS_OPT_PHY_LED_CONTROL */
768 extern __checkReturn efx_rc_t
770 __in efx_nic_t *enp);
772 #if EFSYS_OPT_LOOPBACK
774 typedef enum efx_loopback_type_e {
775 EFX_LOOPBACK_OFF = 0,
776 EFX_LOOPBACK_DATA = 1,
777 EFX_LOOPBACK_GMAC = 2,
778 EFX_LOOPBACK_XGMII = 3,
779 EFX_LOOPBACK_XGXS = 4,
780 EFX_LOOPBACK_XAUI = 5,
781 EFX_LOOPBACK_GMII = 6,
782 EFX_LOOPBACK_SGMII = 7,
783 EFX_LOOPBACK_XGBR = 8,
784 EFX_LOOPBACK_XFI = 9,
785 EFX_LOOPBACK_XAUI_FAR = 10,
786 EFX_LOOPBACK_GMII_FAR = 11,
787 EFX_LOOPBACK_SGMII_FAR = 12,
788 EFX_LOOPBACK_XFI_FAR = 13,
789 EFX_LOOPBACK_GPHY = 14,
790 EFX_LOOPBACK_PHY_XS = 15,
791 EFX_LOOPBACK_PCS = 16,
792 EFX_LOOPBACK_PMA_PMD = 17,
793 EFX_LOOPBACK_XPORT = 18,
794 EFX_LOOPBACK_XGMII_WS = 19,
795 EFX_LOOPBACK_XAUI_WS = 20,
796 EFX_LOOPBACK_XAUI_WS_FAR = 21,
797 EFX_LOOPBACK_XAUI_WS_NEAR = 22,
798 EFX_LOOPBACK_GMII_WS = 23,
799 EFX_LOOPBACK_XFI_WS = 24,
800 EFX_LOOPBACK_XFI_WS_FAR = 25,
801 EFX_LOOPBACK_PHYXS_WS = 26,
802 EFX_LOOPBACK_PMA_INT = 27,
803 EFX_LOOPBACK_SD_NEAR = 28,
804 EFX_LOOPBACK_SD_FAR = 29,
805 EFX_LOOPBACK_PMA_INT_WS = 30,
806 EFX_LOOPBACK_SD_FEP2_WS = 31,
807 EFX_LOOPBACK_SD_FEP1_5_WS = 32,
808 EFX_LOOPBACK_SD_FEP_WS = 33,
809 EFX_LOOPBACK_SD_FES_WS = 34,
811 } efx_loopback_type_t;
813 typedef enum efx_loopback_kind_e {
814 EFX_LOOPBACK_KIND_OFF = 0,
815 EFX_LOOPBACK_KIND_ALL,
816 EFX_LOOPBACK_KIND_MAC,
817 EFX_LOOPBACK_KIND_PHY,
819 } efx_loopback_kind_t;
823 __in efx_loopback_kind_t loopback_kind,
824 __out efx_qword_t *maskp);
826 extern __checkReturn efx_rc_t
827 efx_port_loopback_set(
829 __in efx_link_mode_t link_mode,
830 __in efx_loopback_type_t type);
834 extern __checkReturn const char *
835 efx_loopback_type_name(
837 __in efx_loopback_type_t type);
839 #endif /* EFSYS_OPT_NAMES */
841 #endif /* EFSYS_OPT_LOOPBACK */
843 extern __checkReturn efx_rc_t
846 __out_opt efx_link_mode_t *link_modep);
850 __in efx_nic_t *enp);
852 typedef enum efx_phy_cap_type_e {
853 EFX_PHY_CAP_INVALID = 0,
860 EFX_PHY_CAP_10000FDX,
864 EFX_PHY_CAP_40000FDX,
866 } efx_phy_cap_type_t;
869 #define EFX_PHY_CAP_CURRENT 0x00000000
870 #define EFX_PHY_CAP_DEFAULT 0x00000001
871 #define EFX_PHY_CAP_PERM 0x00000002
877 __out uint32_t *maskp);
879 extern __checkReturn efx_rc_t
887 __out uint32_t *maskp);
889 extern __checkReturn efx_rc_t
892 __out uint32_t *ouip);
894 typedef enum efx_phy_media_type_e {
895 EFX_PHY_MEDIA_INVALID = 0,
900 EFX_PHY_MEDIA_SFP_PLUS,
901 EFX_PHY_MEDIA_BASE_T,
902 EFX_PHY_MEDIA_QSFP_PLUS,
904 } efx_phy_media_type_t;
906 /* Get the type of medium currently used. If the board has ports for
907 * modules, a module is present, and we recognise the media type of
908 * the module, then this will be the media type of the module.
909 * Otherwise it will be the media type of the port.
912 efx_phy_media_type_get(
914 __out efx_phy_media_type_t *typep);
917 efx_phy_module_get_info(
919 __in uint8_t dev_addr,
922 __out_bcount(len) uint8_t *data);
924 #if EFSYS_OPT_PHY_STATS
926 /* START MKCONFIG GENERATED PhyHeaderStatsBlock 30ed56ad501f8e36 */
927 typedef enum efx_phy_stat_e {
929 EFX_PHY_STAT_PMA_PMD_LINK_UP,
930 EFX_PHY_STAT_PMA_PMD_RX_FAULT,
931 EFX_PHY_STAT_PMA_PMD_TX_FAULT,
932 EFX_PHY_STAT_PMA_PMD_REV_A,
933 EFX_PHY_STAT_PMA_PMD_REV_B,
934 EFX_PHY_STAT_PMA_PMD_REV_C,
935 EFX_PHY_STAT_PMA_PMD_REV_D,
936 EFX_PHY_STAT_PCS_LINK_UP,
937 EFX_PHY_STAT_PCS_RX_FAULT,
938 EFX_PHY_STAT_PCS_TX_FAULT,
939 EFX_PHY_STAT_PCS_BER,
940 EFX_PHY_STAT_PCS_BLOCK_ERRORS,
941 EFX_PHY_STAT_PHY_XS_LINK_UP,
942 EFX_PHY_STAT_PHY_XS_RX_FAULT,
943 EFX_PHY_STAT_PHY_XS_TX_FAULT,
944 EFX_PHY_STAT_PHY_XS_ALIGN,
945 EFX_PHY_STAT_PHY_XS_SYNC_A,
946 EFX_PHY_STAT_PHY_XS_SYNC_B,
947 EFX_PHY_STAT_PHY_XS_SYNC_C,
948 EFX_PHY_STAT_PHY_XS_SYNC_D,
949 EFX_PHY_STAT_AN_LINK_UP,
950 EFX_PHY_STAT_AN_MASTER,
951 EFX_PHY_STAT_AN_LOCAL_RX_OK,
952 EFX_PHY_STAT_AN_REMOTE_RX_OK,
953 EFX_PHY_STAT_CL22EXT_LINK_UP,
958 EFX_PHY_STAT_PMA_PMD_SIGNAL_A,
959 EFX_PHY_STAT_PMA_PMD_SIGNAL_B,
960 EFX_PHY_STAT_PMA_PMD_SIGNAL_C,
961 EFX_PHY_STAT_PMA_PMD_SIGNAL_D,
962 EFX_PHY_STAT_AN_COMPLETE,
963 EFX_PHY_STAT_PMA_PMD_REV_MAJOR,
964 EFX_PHY_STAT_PMA_PMD_REV_MINOR,
965 EFX_PHY_STAT_PMA_PMD_REV_MICRO,
966 EFX_PHY_STAT_PCS_FW_VERSION_0,
967 EFX_PHY_STAT_PCS_FW_VERSION_1,
968 EFX_PHY_STAT_PCS_FW_VERSION_2,
969 EFX_PHY_STAT_PCS_FW_VERSION_3,
970 EFX_PHY_STAT_PCS_FW_BUILD_YY,
971 EFX_PHY_STAT_PCS_FW_BUILD_MM,
972 EFX_PHY_STAT_PCS_FW_BUILD_DD,
973 EFX_PHY_STAT_PCS_OP_MODE,
977 /* END MKCONFIG GENERATED PhyHeaderStatsBlock */
984 __in efx_phy_stat_t stat);
986 #endif /* EFSYS_OPT_NAMES */
988 #define EFX_PHY_STATS_SIZE 0x100
990 extern __checkReturn efx_rc_t
991 efx_phy_stats_update(
993 __in efsys_mem_t *esmp,
994 __inout_ecount(EFX_PHY_NSTATS) uint32_t *stat);
996 #endif /* EFSYS_OPT_PHY_STATS */
1001 typedef enum efx_bist_type_e {
1002 EFX_BIST_TYPE_UNKNOWN,
1003 EFX_BIST_TYPE_PHY_NORMAL,
1004 EFX_BIST_TYPE_PHY_CABLE_SHORT,
1005 EFX_BIST_TYPE_PHY_CABLE_LONG,
1006 EFX_BIST_TYPE_MC_MEM, /* Test the MC DMEM and IMEM */
1007 EFX_BIST_TYPE_SAT_MEM, /* Test the DMEM and IMEM of satellite cpus*/
1008 EFX_BIST_TYPE_REG, /* Test the register memories */
1009 EFX_BIST_TYPE_NTYPES,
1012 typedef enum efx_bist_result_e {
1013 EFX_BIST_RESULT_UNKNOWN,
1014 EFX_BIST_RESULT_RUNNING,
1015 EFX_BIST_RESULT_PASSED,
1016 EFX_BIST_RESULT_FAILED,
1017 } efx_bist_result_t;
1019 typedef enum efx_phy_cable_status_e {
1020 EFX_PHY_CABLE_STATUS_OK,
1021 EFX_PHY_CABLE_STATUS_INVALID,
1022 EFX_PHY_CABLE_STATUS_OPEN,
1023 EFX_PHY_CABLE_STATUS_INTRAPAIRSHORT,
1024 EFX_PHY_CABLE_STATUS_INTERPAIRSHORT,
1025 EFX_PHY_CABLE_STATUS_BUSY,
1026 } efx_phy_cable_status_t;
1028 typedef enum efx_bist_value_e {
1029 EFX_BIST_PHY_CABLE_LENGTH_A,
1030 EFX_BIST_PHY_CABLE_LENGTH_B,
1031 EFX_BIST_PHY_CABLE_LENGTH_C,
1032 EFX_BIST_PHY_CABLE_LENGTH_D,
1033 EFX_BIST_PHY_CABLE_STATUS_A,
1034 EFX_BIST_PHY_CABLE_STATUS_B,
1035 EFX_BIST_PHY_CABLE_STATUS_C,
1036 EFX_BIST_PHY_CABLE_STATUS_D,
1037 EFX_BIST_FAULT_CODE,
1038 /* Memory BIST specific values. These match to the MC_CMD_BIST_POLL
1043 EFX_BIST_MEM_EXPECT,
1044 EFX_BIST_MEM_ACTUAL,
1046 EFX_BIST_MEM_ECC_PARITY,
1047 EFX_BIST_MEM_ECC_FATAL,
1051 extern __checkReturn efx_rc_t
1052 efx_bist_enable_offline(
1053 __in efx_nic_t *enp);
1055 extern __checkReturn efx_rc_t
1057 __in efx_nic_t *enp,
1058 __in efx_bist_type_t type);
1060 extern __checkReturn efx_rc_t
1062 __in efx_nic_t *enp,
1063 __in efx_bist_type_t type,
1064 __out efx_bist_result_t *resultp,
1065 __out_opt uint32_t *value_maskp,
1066 __out_ecount_opt(count) unsigned long *valuesp,
1071 __in efx_nic_t *enp,
1072 __in efx_bist_type_t type);
1074 #endif /* EFSYS_OPT_BIST */
1076 #define EFX_FEATURE_IPV6 0x00000001
1077 #define EFX_FEATURE_LFSR_HASH_INSERT 0x00000002
1078 #define EFX_FEATURE_LINK_EVENTS 0x00000004
1079 #define EFX_FEATURE_PERIODIC_MAC_STATS 0x00000008
1080 #define EFX_FEATURE_MCDI 0x00000020
1081 #define EFX_FEATURE_LOOKAHEAD_SPLIT 0x00000040
1082 #define EFX_FEATURE_MAC_HEADER_FILTERS 0x00000080
1083 #define EFX_FEATURE_TURBO 0x00000100
1084 #define EFX_FEATURE_MCDI_DMA 0x00000200
1085 #define EFX_FEATURE_TX_SRC_FILTERS 0x00000400
1086 #define EFX_FEATURE_PIO_BUFFERS 0x00000800
1087 #define EFX_FEATURE_FW_ASSISTED_TSO 0x00001000
1088 #define EFX_FEATURE_FW_ASSISTED_TSO_V2 0x00002000
1089 #define EFX_FEATURE_PACKED_STREAM 0x00004000
1091 typedef struct efx_nic_cfg_s {
1092 uint32_t enc_board_type;
1093 uint32_t enc_phy_type;
1095 char enc_phy_name[21];
1097 char enc_phy_revision[21];
1098 efx_mon_type_t enc_mon_type;
1099 #if EFSYS_OPT_MON_STATS
1100 uint32_t enc_mon_stat_dma_buf_size;
1101 uint32_t enc_mon_stat_mask[(EFX_MON_NSTATS + 31) / 32];
1103 unsigned int enc_features;
1104 uint8_t enc_mac_addr[6];
1105 uint8_t enc_port; /* PHY port number */
1106 uint32_t enc_intr_vec_base;
1107 uint32_t enc_intr_limit;
1108 uint32_t enc_evq_limit;
1109 uint32_t enc_txq_limit;
1110 uint32_t enc_rxq_limit;
1111 uint32_t enc_txq_max_ndescs;
1112 uint32_t enc_buftbl_limit;
1113 uint32_t enc_piobuf_limit;
1114 uint32_t enc_piobuf_size;
1115 uint32_t enc_piobuf_min_alloc_size;
1116 uint32_t enc_evq_timer_quantum_ns;
1117 uint32_t enc_evq_timer_max_us;
1118 uint32_t enc_clk_mult;
1119 uint32_t enc_rx_prefix_size;
1120 uint32_t enc_rx_buf_align_start;
1121 uint32_t enc_rx_buf_align_end;
1122 #if EFSYS_OPT_LOOPBACK
1123 efx_qword_t enc_loopback_types[EFX_LINK_NMODES];
1124 #endif /* EFSYS_OPT_LOOPBACK */
1125 #if EFSYS_OPT_PHY_FLAGS
1126 uint32_t enc_phy_flags_mask;
1127 #endif /* EFSYS_OPT_PHY_FLAGS */
1128 #if EFSYS_OPT_PHY_LED_CONTROL
1129 uint32_t enc_led_mask;
1130 #endif /* EFSYS_OPT_PHY_LED_CONTROL */
1131 #if EFSYS_OPT_PHY_STATS
1132 uint64_t enc_phy_stat_mask;
1133 #endif /* EFSYS_OPT_PHY_STATS */
1135 uint8_t enc_mcdi_mdio_channel;
1136 #if EFSYS_OPT_PHY_STATS
1137 uint32_t enc_mcdi_phy_stat_mask;
1138 #endif /* EFSYS_OPT_PHY_STATS */
1139 #if EFSYS_OPT_MON_STATS
1140 uint32_t *enc_mcdi_sensor_maskp;
1141 uint32_t enc_mcdi_sensor_mask_size;
1142 #endif /* EFSYS_OPT_MON_STATS */
1143 #endif /* EFSYS_OPT_MCDI */
1145 uint32_t enc_bist_mask;
1146 #endif /* EFSYS_OPT_BIST */
1147 #if EFSYS_OPT_HUNTINGTON || EFSYS_OPT_MEDFORD
1150 uint32_t enc_privilege_mask;
1151 #endif /* EFSYS_OPT_HUNTINGTON || EFSYS_OPT_MEDFORD */
1152 boolean_t enc_bug26807_workaround;
1153 boolean_t enc_bug35388_workaround;
1154 boolean_t enc_bug41750_workaround;
1155 boolean_t enc_bug61265_workaround;
1156 boolean_t enc_rx_batching_enabled;
1157 /* Maximum number of descriptors completed in an rx event. */
1158 uint32_t enc_rx_batch_max;
1159 /* Number of rx descriptors the hardware requires for a push. */
1160 uint32_t enc_rx_push_align;
1162 * Maximum number of bytes into the packet the TCP header can start for
1163 * the hardware to apply TSO packet edits.
1165 uint32_t enc_tx_tso_tcp_header_offset_limit;
1166 boolean_t enc_fw_assisted_tso_enabled;
1167 boolean_t enc_fw_assisted_tso_v2_enabled;
1168 /* Number of TSO contexts on the NIC (FATSOv2) */
1169 uint32_t enc_fw_assisted_tso_v2_n_contexts;
1170 boolean_t enc_hw_tx_insert_vlan_enabled;
1171 /* Number of PFs on the NIC */
1172 uint32_t enc_hw_pf_count;
1173 /* Datapath firmware vadapter/vport/vswitch support */
1174 boolean_t enc_datapath_cap_evb;
1175 boolean_t enc_rx_disable_scatter_supported;
1176 boolean_t enc_allow_set_mac_with_installed_filters;
1177 boolean_t enc_enhanced_set_mac_supported;
1178 boolean_t enc_init_evq_v2_supported;
1179 boolean_t enc_rx_packed_stream_supported;
1180 boolean_t enc_rx_var_packed_stream_supported;
1181 boolean_t enc_pm_and_rxdp_counters;
1182 boolean_t enc_mac_stats_40g_tx_size_bins;
1183 /* External port identifier */
1184 uint8_t enc_external_port;
1185 uint32_t enc_mcdi_max_payload_length;
1186 /* VPD may be per-PF or global */
1187 boolean_t enc_vpd_is_global;
1188 /* Minimum unidirectional bandwidth in Mb/s to max out all ports */
1189 uint32_t enc_required_pcie_bandwidth_mbps;
1190 uint32_t enc_max_pcie_link_gen;
1191 /* Firmware verifies integrity of NVRAM updates */
1192 uint32_t enc_fw_verified_nvram_update_required;
1195 #define EFX_PCI_FUNCTION_IS_PF(_encp) ((_encp)->enc_vf == 0xffff)
1196 #define EFX_PCI_FUNCTION_IS_VF(_encp) ((_encp)->enc_vf != 0xffff)
1198 #define EFX_PCI_FUNCTION(_encp) \
1199 (EFX_PCI_FUNCTION_IS_PF(_encp) ? (_encp)->enc_pf : (_encp)->enc_vf)
1201 #define EFX_PCI_VF_PARENT(_encp) ((_encp)->enc_pf)
1203 extern const efx_nic_cfg_t *
1205 __in efx_nic_t *enp);
1207 /* Driver resource limits (minimum required/maximum usable). */
1208 typedef struct efx_drv_limits_s {
1209 uint32_t edl_min_evq_count;
1210 uint32_t edl_max_evq_count;
1212 uint32_t edl_min_rxq_count;
1213 uint32_t edl_max_rxq_count;
1215 uint32_t edl_min_txq_count;
1216 uint32_t edl_max_txq_count;
1218 /* PIO blocks (sub-allocated from piobuf) */
1219 uint32_t edl_min_pio_alloc_size;
1220 uint32_t edl_max_pio_alloc_count;
1223 extern __checkReturn efx_rc_t
1224 efx_nic_set_drv_limits(
1225 __inout efx_nic_t *enp,
1226 __in efx_drv_limits_t *edlp);
1228 typedef enum efx_nic_region_e {
1229 EFX_REGION_VI, /* Memory BAR UC mapping */
1230 EFX_REGION_PIO_WRITE_VI, /* Memory BAR WC mapping */
1233 extern __checkReturn efx_rc_t
1234 efx_nic_get_bar_region(
1235 __in efx_nic_t *enp,
1236 __in efx_nic_region_t region,
1237 __out uint32_t *offsetp,
1238 __out size_t *sizep);
1240 extern __checkReturn efx_rc_t
1241 efx_nic_get_vi_pool(
1242 __in efx_nic_t *enp,
1243 __out uint32_t *evq_countp,
1244 __out uint32_t *rxq_countp,
1245 __out uint32_t *txq_countp);
1250 typedef enum efx_vpd_tag_e {
1257 typedef uint16_t efx_vpd_keyword_t;
1259 typedef struct efx_vpd_value_s {
1260 efx_vpd_tag_t evv_tag;
1261 efx_vpd_keyword_t evv_keyword;
1263 uint8_t evv_value[0x100];
1267 #define EFX_VPD_KEYWORD(x, y) ((x) | ((y) << 8))
1269 extern __checkReturn efx_rc_t
1271 __in efx_nic_t *enp);
1273 extern __checkReturn efx_rc_t
1275 __in efx_nic_t *enp,
1276 __out size_t *sizep);
1278 extern __checkReturn efx_rc_t
1280 __in efx_nic_t *enp,
1281 __out_bcount(size) caddr_t data,
1284 extern __checkReturn efx_rc_t
1286 __in efx_nic_t *enp,
1287 __in_bcount(size) caddr_t data,
1290 extern __checkReturn efx_rc_t
1292 __in efx_nic_t *enp,
1293 __in_bcount(size) caddr_t data,
1296 extern __checkReturn efx_rc_t
1298 __in efx_nic_t *enp,
1299 __in_bcount(size) caddr_t data,
1301 __inout efx_vpd_value_t *evvp);
1303 extern __checkReturn efx_rc_t
1305 __in efx_nic_t *enp,
1306 __inout_bcount(size) caddr_t data,
1308 __in efx_vpd_value_t *evvp);
1310 extern __checkReturn efx_rc_t
1312 __in efx_nic_t *enp,
1313 __inout_bcount(size) caddr_t data,
1315 __out efx_vpd_value_t *evvp,
1316 __inout unsigned int *contp);
1318 extern __checkReturn efx_rc_t
1320 __in efx_nic_t *enp,
1321 __in_bcount(size) caddr_t data,
1326 __in efx_nic_t *enp);
1328 #endif /* EFSYS_OPT_VPD */
1334 typedef enum efx_nvram_type_e {
1335 EFX_NVRAM_INVALID = 0,
1337 EFX_NVRAM_BOOTROM_CFG,
1338 EFX_NVRAM_MC_FIRMWARE,
1339 EFX_NVRAM_MC_GOLDEN,
1345 EFX_NVRAM_FPGA_BACKUP,
1346 EFX_NVRAM_DYNAMIC_CFG,
1352 extern __checkReturn efx_rc_t
1354 __in efx_nic_t *enp);
1358 extern __checkReturn efx_rc_t
1360 __in efx_nic_t *enp);
1362 #endif /* EFSYS_OPT_DIAG */
1364 extern __checkReturn efx_rc_t
1366 __in efx_nic_t *enp,
1367 __in efx_nvram_type_t type,
1368 __out size_t *sizep);
1370 extern __checkReturn efx_rc_t
1372 __in efx_nic_t *enp,
1373 __in efx_nvram_type_t type,
1374 __out_opt size_t *pref_chunkp);
1376 extern __checkReturn efx_rc_t
1377 efx_nvram_rw_finish(
1378 __in efx_nic_t *enp,
1379 __in efx_nvram_type_t type);
1381 extern __checkReturn efx_rc_t
1382 efx_nvram_get_version(
1383 __in efx_nic_t *enp,
1384 __in efx_nvram_type_t type,
1385 __out uint32_t *subtypep,
1386 __out_ecount(4) uint16_t version[4]);
1388 extern __checkReturn efx_rc_t
1389 efx_nvram_read_chunk(
1390 __in efx_nic_t *enp,
1391 __in efx_nvram_type_t type,
1392 __in unsigned int offset,
1393 __out_bcount(size) caddr_t data,
1396 extern __checkReturn efx_rc_t
1397 efx_nvram_set_version(
1398 __in efx_nic_t *enp,
1399 __in efx_nvram_type_t type,
1400 __in_ecount(4) uint16_t version[4]);
1402 extern __checkReturn efx_rc_t
1404 __in efx_nic_t *enp,
1405 __in efx_nvram_type_t type,
1406 __in_bcount(partn_size) caddr_t partn_data,
1407 __in size_t partn_size);
1409 extern __checkReturn efx_rc_t
1411 __in efx_nic_t *enp,
1412 __in efx_nvram_type_t type);
1414 extern __checkReturn efx_rc_t
1415 efx_nvram_write_chunk(
1416 __in efx_nic_t *enp,
1417 __in efx_nvram_type_t type,
1418 __in unsigned int offset,
1419 __in_bcount(size) caddr_t data,
1424 __in efx_nic_t *enp);
1426 #endif /* EFSYS_OPT_NVRAM */
1428 #if EFSYS_OPT_BOOTCFG
1430 /* Report size and offset of bootcfg sector in NVRAM partition. */
1431 extern __checkReturn efx_rc_t
1432 efx_bootcfg_sector_info(
1433 __in efx_nic_t *enp,
1435 __out_opt uint32_t *sector_countp,
1436 __out size_t *offsetp,
1437 __out size_t *max_sizep);
1440 * Copy bootcfg sector data to a target buffer which may differ in size.
1441 * Optionally corrects format errors in source buffer.
1444 efx_bootcfg_copy_sector(
1445 __in efx_nic_t *enp,
1446 __inout_bcount(sector_length)
1448 __in size_t sector_length,
1449 __out_bcount(data_size) uint8_t *data,
1450 __in size_t data_size,
1451 __in boolean_t handle_format_errors);
1455 __in efx_nic_t *enp,
1456 __out_bcount(size) caddr_t data,
1461 __in efx_nic_t *enp,
1462 __in_bcount(size) caddr_t data,
1465 #endif /* EFSYS_OPT_BOOTCFG */
1469 typedef enum efx_pattern_type_t {
1470 EFX_PATTERN_BYTE_INCREMENT = 0,
1471 EFX_PATTERN_ALL_THE_SAME,
1472 EFX_PATTERN_BIT_ALTERNATE,
1473 EFX_PATTERN_BYTE_ALTERNATE,
1474 EFX_PATTERN_BYTE_CHANGING,
1475 EFX_PATTERN_BIT_SWEEP,
1477 } efx_pattern_type_t;
1480 (*efx_sram_pattern_fn_t)(
1482 __in boolean_t negate,
1483 __out efx_qword_t *eqp);
1485 extern __checkReturn efx_rc_t
1487 __in efx_nic_t *enp,
1488 __in efx_pattern_type_t type);
1490 #endif /* EFSYS_OPT_DIAG */
1492 extern __checkReturn efx_rc_t
1493 efx_sram_buf_tbl_set(
1494 __in efx_nic_t *enp,
1496 __in efsys_mem_t *esmp,
1500 efx_sram_buf_tbl_clear(
1501 __in efx_nic_t *enp,
1505 #define EFX_BUF_TBL_SIZE 0x20000
1507 #define EFX_BUF_SIZE 4096
1511 typedef struct efx_evq_s efx_evq_t;
1513 #if EFSYS_OPT_QSTATS
1515 /* START MKCONFIG GENERATED EfxHeaderEventQueueBlock 6f3843f5fe7cc843 */
1516 typedef enum efx_ev_qstat_e {
1522 EV_RX_PAUSE_FRM_ERR,
1523 EV_RX_BUF_OWNER_ID_ERR,
1524 EV_RX_IPV4_HDR_CHKSUM_ERR,
1525 EV_RX_TCP_UDP_CHKSUM_ERR,
1529 EV_RX_MCAST_HASH_MATCH,
1546 EV_DRIVER_SRM_UPD_DONE,
1547 EV_DRIVER_TX_DESCQ_FLS_DONE,
1548 EV_DRIVER_RX_DESCQ_FLS_DONE,
1549 EV_DRIVER_RX_DESCQ_FLS_FAILED,
1550 EV_DRIVER_RX_DSC_ERROR,
1551 EV_DRIVER_TX_DSC_ERROR,
1557 /* END MKCONFIG GENERATED EfxHeaderEventQueueBlock */
1559 #endif /* EFSYS_OPT_QSTATS */
1561 extern __checkReturn efx_rc_t
1563 __in efx_nic_t *enp);
1567 __in efx_nic_t *enp);
1569 #define EFX_EVQ_MAXNEVS 32768
1570 #define EFX_EVQ_MINNEVS 512
1572 #define EFX_EVQ_SIZE(_nevs) ((_nevs) * sizeof (efx_qword_t))
1573 #define EFX_EVQ_NBUFS(_nevs) (EFX_EVQ_SIZE(_nevs) / EFX_BUF_SIZE)
1575 #define EFX_EVQ_FLAGS_TYPE_MASK (0x3)
1576 #define EFX_EVQ_FLAGS_TYPE_AUTO (0x0)
1577 #define EFX_EVQ_FLAGS_TYPE_THROUGHPUT (0x1)
1578 #define EFX_EVQ_FLAGS_TYPE_LOW_LATENCY (0x2)
1580 #define EFX_EVQ_FLAGS_NOTIFY_MASK (0xC)
1581 #define EFX_EVQ_FLAGS_NOTIFY_INTERRUPT (0x0) /* Interrupting (default) */
1582 #define EFX_EVQ_FLAGS_NOTIFY_DISABLED (0x4) /* Non-interrupting */
1584 extern __checkReturn efx_rc_t
1586 __in efx_nic_t *enp,
1587 __in unsigned int index,
1588 __in efsys_mem_t *esmp,
1592 __in uint32_t flags,
1593 __deref_out efx_evq_t **eepp);
1597 __in efx_evq_t *eep,
1598 __in uint16_t data);
1600 typedef __checkReturn boolean_t
1601 (*efx_initialized_ev_t)(
1602 __in_opt void *arg);
1604 #define EFX_PKT_UNICAST 0x0004
1605 #define EFX_PKT_START 0x0008
1607 #define EFX_PKT_VLAN_TAGGED 0x0010
1608 #define EFX_CKSUM_TCPUDP 0x0020
1609 #define EFX_CKSUM_IPV4 0x0040
1610 #define EFX_PKT_CONT 0x0080
1612 #define EFX_CHECK_VLAN 0x0100
1613 #define EFX_PKT_TCP 0x0200
1614 #define EFX_PKT_UDP 0x0400
1615 #define EFX_PKT_IPV4 0x0800
1617 #define EFX_PKT_IPV6 0x1000
1618 #define EFX_PKT_PREFIX_LEN 0x2000
1619 #define EFX_ADDR_MISMATCH 0x4000
1620 #define EFX_DISCARD 0x8000
1623 * The following flags are used only for packed stream
1624 * mode. The values for the flags are reused to fit into 16 bit,
1625 * since EFX_PKT_START and EFX_PKT_CONT are never used in
1626 * packed stream mode
1628 #define EFX_PKT_PACKED_STREAM_NEW_BUFFER EFX_PKT_START
1629 #define EFX_PKT_PACKED_STREAM_PARSE_INCOMPLETE EFX_PKT_CONT
1632 #define EFX_EV_RX_NLABELS 32
1633 #define EFX_EV_TX_NLABELS 32
1635 typedef __checkReturn boolean_t
1638 __in uint32_t label,
1641 __in uint16_t flags);
1643 #if EFSYS_OPT_RX_PACKED_STREAM
1646 * Packed stream mode is documented in SF-112241-TC.
1647 * The general idea is that, instead of putting each incoming
1648 * packet into a separate buffer which is specified in a RX
1649 * descriptor, a large buffer is provided to the hardware and
1650 * packets are put there in a continuous stream.
1651 * The main advantage of such an approach is that RX queue refilling
1652 * happens much less frequently.
1655 typedef __checkReturn boolean_t
1658 __in uint32_t label,
1660 __in uint32_t pkt_count,
1661 __in uint16_t flags);
1665 typedef __checkReturn boolean_t
1668 __in uint32_t label,
1671 #define EFX_EXCEPTION_RX_RECOVERY 0x00000001
1672 #define EFX_EXCEPTION_RX_DSC_ERROR 0x00000002
1673 #define EFX_EXCEPTION_TX_DSC_ERROR 0x00000003
1674 #define EFX_EXCEPTION_UNKNOWN_SENSOREVT 0x00000004
1675 #define EFX_EXCEPTION_FWALERT_SRAM 0x00000005
1676 #define EFX_EXCEPTION_UNKNOWN_FWALERT 0x00000006
1677 #define EFX_EXCEPTION_RX_ERROR 0x00000007
1678 #define EFX_EXCEPTION_TX_ERROR 0x00000008
1679 #define EFX_EXCEPTION_EV_ERROR 0x00000009
1681 typedef __checkReturn boolean_t
1682 (*efx_exception_ev_t)(
1684 __in uint32_t label,
1685 __in uint32_t data);
1687 typedef __checkReturn boolean_t
1688 (*efx_rxq_flush_done_ev_t)(
1690 __in uint32_t rxq_index);
1692 typedef __checkReturn boolean_t
1693 (*efx_rxq_flush_failed_ev_t)(
1695 __in uint32_t rxq_index);
1697 typedef __checkReturn boolean_t
1698 (*efx_txq_flush_done_ev_t)(
1700 __in uint32_t txq_index);
1702 typedef __checkReturn boolean_t
1703 (*efx_software_ev_t)(
1705 __in uint16_t magic);
1707 typedef __checkReturn boolean_t
1710 __in uint32_t code);
1712 #define EFX_SRAM_CLEAR 0
1713 #define EFX_SRAM_UPDATE 1
1714 #define EFX_SRAM_ILLEGAL_CLEAR 2
1716 typedef __checkReturn boolean_t
1717 (*efx_wake_up_ev_t)(
1719 __in uint32_t label);
1721 typedef __checkReturn boolean_t
1724 __in uint32_t label);
1726 typedef __checkReturn boolean_t
1727 (*efx_link_change_ev_t)(
1729 __in efx_link_mode_t link_mode);
1731 #if EFSYS_OPT_MON_STATS
1733 typedef __checkReturn boolean_t
1734 (*efx_monitor_ev_t)(
1736 __in efx_mon_stat_t id,
1737 __in efx_mon_stat_value_t value);
1739 #endif /* EFSYS_OPT_MON_STATS */
1741 #if EFSYS_OPT_MAC_STATS
1743 typedef __checkReturn boolean_t
1744 (*efx_mac_stats_ev_t)(
1746 __in uint32_t generation
1749 #endif /* EFSYS_OPT_MAC_STATS */
1751 typedef struct efx_ev_callbacks_s {
1752 efx_initialized_ev_t eec_initialized;
1754 #if EFSYS_OPT_RX_PACKED_STREAM
1755 efx_rx_ps_ev_t eec_rx_ps;
1758 efx_exception_ev_t eec_exception;
1759 efx_rxq_flush_done_ev_t eec_rxq_flush_done;
1760 efx_rxq_flush_failed_ev_t eec_rxq_flush_failed;
1761 efx_txq_flush_done_ev_t eec_txq_flush_done;
1762 efx_software_ev_t eec_software;
1763 efx_sram_ev_t eec_sram;
1764 efx_wake_up_ev_t eec_wake_up;
1765 efx_timer_ev_t eec_timer;
1766 efx_link_change_ev_t eec_link_change;
1767 #if EFSYS_OPT_MON_STATS
1768 efx_monitor_ev_t eec_monitor;
1769 #endif /* EFSYS_OPT_MON_STATS */
1770 #if EFSYS_OPT_MAC_STATS
1771 efx_mac_stats_ev_t eec_mac_stats;
1772 #endif /* EFSYS_OPT_MAC_STATS */
1773 } efx_ev_callbacks_t;
1775 extern __checkReturn boolean_t
1777 __in efx_evq_t *eep,
1778 __in unsigned int count);
1780 #if EFSYS_OPT_EV_PREFETCH
1784 __in efx_evq_t *eep,
1785 __in unsigned int count);
1787 #endif /* EFSYS_OPT_EV_PREFETCH */
1791 __in efx_evq_t *eep,
1792 __inout unsigned int *countp,
1793 __in const efx_ev_callbacks_t *eecp,
1794 __in_opt void *arg);
1796 extern __checkReturn efx_rc_t
1797 efx_ev_usecs_to_ticks(
1798 __in efx_nic_t *enp,
1799 __in unsigned int usecs,
1800 __out unsigned int *ticksp);
1802 extern __checkReturn efx_rc_t
1804 __in efx_evq_t *eep,
1805 __in unsigned int us);
1807 extern __checkReturn efx_rc_t
1809 __in efx_evq_t *eep,
1810 __in unsigned int count);
1812 #if EFSYS_OPT_QSTATS
1818 __in efx_nic_t *enp,
1819 __in unsigned int id);
1821 #endif /* EFSYS_OPT_NAMES */
1824 efx_ev_qstats_update(
1825 __in efx_evq_t *eep,
1826 __inout_ecount(EV_NQSTATS) efsys_stat_t *stat);
1828 #endif /* EFSYS_OPT_QSTATS */
1832 __in efx_evq_t *eep);
1836 extern __checkReturn efx_rc_t
1838 __inout efx_nic_t *enp);
1842 __in efx_nic_t *enp);
1844 #if EFSYS_OPT_RX_SCATTER
1845 __checkReturn efx_rc_t
1846 efx_rx_scatter_enable(
1847 __in efx_nic_t *enp,
1848 __in unsigned int buf_size);
1849 #endif /* EFSYS_OPT_RX_SCATTER */
1851 #if EFSYS_OPT_RX_SCALE
1853 typedef enum efx_rx_hash_alg_e {
1854 EFX_RX_HASHALG_LFSR = 0,
1855 EFX_RX_HASHALG_TOEPLITZ
1856 } efx_rx_hash_alg_t;
1858 #define EFX_RX_HASH_IPV4 (1U << 0)
1859 #define EFX_RX_HASH_TCPIPV4 (1U << 1)
1860 #define EFX_RX_HASH_IPV6 (1U << 2)
1861 #define EFX_RX_HASH_TCPIPV6 (1U << 3)
1863 typedef unsigned int efx_rx_hash_type_t;
1865 typedef enum efx_rx_hash_support_e {
1866 EFX_RX_HASH_UNAVAILABLE = 0, /* Hardware hash not inserted */
1867 EFX_RX_HASH_AVAILABLE /* Insert hash with/without RSS */
1868 } efx_rx_hash_support_t;
1870 #define EFX_RSS_TBL_SIZE 128 /* Rows in RX indirection table */
1871 #define EFX_MAXRSS 64 /* RX indirection entry range */
1872 #define EFX_MAXRSS_LEGACY 16 /* See bug16611 and bug17213 */
1874 typedef enum efx_rx_scale_support_e {
1875 EFX_RX_SCALE_UNAVAILABLE = 0, /* Not supported */
1876 EFX_RX_SCALE_EXCLUSIVE, /* Writable key/indirection table */
1877 EFX_RX_SCALE_SHARED /* Read-only key/indirection table */
1878 } efx_rx_scale_support_t;
1880 extern __checkReturn efx_rc_t
1881 efx_rx_hash_support_get(
1882 __in efx_nic_t *enp,
1883 __out efx_rx_hash_support_t *supportp);
1886 extern __checkReturn efx_rc_t
1887 efx_rx_scale_support_get(
1888 __in efx_nic_t *enp,
1889 __out efx_rx_scale_support_t *supportp);
1891 extern __checkReturn efx_rc_t
1892 efx_rx_scale_mode_set(
1893 __in efx_nic_t *enp,
1894 __in efx_rx_hash_alg_t alg,
1895 __in efx_rx_hash_type_t type,
1896 __in boolean_t insert);
1898 extern __checkReturn efx_rc_t
1899 efx_rx_scale_tbl_set(
1900 __in efx_nic_t *enp,
1901 __in_ecount(n) unsigned int *table,
1904 extern __checkReturn efx_rc_t
1905 efx_rx_scale_key_set(
1906 __in efx_nic_t *enp,
1907 __in_ecount(n) uint8_t *key,
1910 extern __checkReturn uint32_t
1911 efx_pseudo_hdr_hash_get(
1912 __in efx_rxq_t *erp,
1913 __in efx_rx_hash_alg_t func,
1914 __in uint8_t *buffer);
1916 #endif /* EFSYS_OPT_RX_SCALE */
1918 extern __checkReturn efx_rc_t
1919 efx_pseudo_hdr_pkt_length_get(
1920 __in efx_rxq_t *erp,
1921 __in uint8_t *buffer,
1922 __out uint16_t *pkt_lengthp);
1924 #define EFX_RXQ_MAXNDESCS 4096
1925 #define EFX_RXQ_MINNDESCS 512
1927 #define EFX_RXQ_SIZE(_ndescs) ((_ndescs) * sizeof (efx_qword_t))
1928 #define EFX_RXQ_NBUFS(_ndescs) (EFX_RXQ_SIZE(_ndescs) / EFX_BUF_SIZE)
1929 #define EFX_RXQ_LIMIT(_ndescs) ((_ndescs) - 16)
1930 #define EFX_RXQ_DC_NDESCS(_dcsize) (8 << _dcsize)
1932 typedef enum efx_rxq_type_e {
1933 EFX_RXQ_TYPE_DEFAULT,
1934 EFX_RXQ_TYPE_SCATTER,
1935 EFX_RXQ_TYPE_PACKED_STREAM_1M,
1936 EFX_RXQ_TYPE_PACKED_STREAM_512K,
1937 EFX_RXQ_TYPE_PACKED_STREAM_256K,
1938 EFX_RXQ_TYPE_PACKED_STREAM_128K,
1939 EFX_RXQ_TYPE_PACKED_STREAM_64K,
1943 extern __checkReturn efx_rc_t
1945 __in efx_nic_t *enp,
1946 __in unsigned int index,
1947 __in unsigned int label,
1948 __in efx_rxq_type_t type,
1949 __in efsys_mem_t *esmp,
1952 __in efx_evq_t *eep,
1953 __deref_out efx_rxq_t **erpp);
1955 typedef struct efx_buffer_s {
1956 efsys_dma_addr_t eb_addr;
1961 typedef struct efx_desc_s {
1967 __in efx_rxq_t *erp,
1968 __in_ecount(n) efsys_dma_addr_t *addrp,
1970 __in unsigned int n,
1971 __in unsigned int completed,
1972 __in unsigned int added);
1976 __in efx_rxq_t *erp,
1977 __in unsigned int added,
1978 __inout unsigned int *pushedp);
1980 #if EFSYS_OPT_RX_PACKED_STREAM
1983 * Fake length for RXQ descriptors in packed stream mode
1984 * to make hardware happy
1986 #define EFX_RXQ_PACKED_STREAM_FAKE_BUF_SIZE 32
1989 efx_rx_qps_update_credits(
1990 __in efx_rxq_t *erp);
1992 extern __checkReturn uint8_t *
1993 efx_rx_qps_packet_info(
1994 __in efx_rxq_t *erp,
1995 __in uint8_t *buffer,
1996 __in uint32_t buffer_length,
1997 __in uint32_t current_offset,
1998 __out uint16_t *lengthp,
1999 __out uint32_t *next_offsetp,
2000 __out uint32_t *timestamp);
2003 extern __checkReturn efx_rc_t
2005 __in efx_rxq_t *erp);
2009 __in efx_rxq_t *erp);
2013 __in efx_rxq_t *erp);
2017 typedef struct efx_txq_s efx_txq_t;
2019 #if EFSYS_OPT_QSTATS
2021 /* START MKCONFIG GENERATED EfxHeaderTransmitQueueBlock 12dff8778598b2db */
2022 typedef enum efx_tx_qstat_e {
2028 /* END MKCONFIG GENERATED EfxHeaderTransmitQueueBlock */
2030 #endif /* EFSYS_OPT_QSTATS */
2032 extern __checkReturn efx_rc_t
2034 __in efx_nic_t *enp);
2038 __in efx_nic_t *enp);
2040 #define EFX_TXQ_MINNDESCS 512
2042 #define EFX_TXQ_SIZE(_ndescs) ((_ndescs) * sizeof (efx_qword_t))
2043 #define EFX_TXQ_NBUFS(_ndescs) (EFX_TXQ_SIZE(_ndescs) / EFX_BUF_SIZE)
2044 #define EFX_TXQ_LIMIT(_ndescs) ((_ndescs) - 16)
2045 #define EFX_TXQ_DC_NDESCS(_dcsize) (8 << _dcsize)
2047 #define EFX_TXQ_MAX_BUFS 8 /* Maximum independent of EFX_BUG35388_WORKAROUND. */
2049 #define EFX_TXQ_CKSUM_IPV4 0x0001
2050 #define EFX_TXQ_CKSUM_TCPUDP 0x0002
2051 #define EFX_TXQ_FATSOV2 0x0004
2053 extern __checkReturn efx_rc_t
2055 __in efx_nic_t *enp,
2056 __in unsigned int index,
2057 __in unsigned int label,
2058 __in efsys_mem_t *esmp,
2061 __in uint16_t flags,
2062 __in efx_evq_t *eep,
2063 __deref_out efx_txq_t **etpp,
2064 __out unsigned int *addedp);
2066 extern __checkReturn efx_rc_t
2068 __in efx_txq_t *etp,
2069 __in_ecount(n) efx_buffer_t *eb,
2070 __in unsigned int n,
2071 __in unsigned int completed,
2072 __inout unsigned int *addedp);
2074 extern __checkReturn efx_rc_t
2076 __in efx_txq_t *etp,
2077 __in unsigned int ns);
2081 __in efx_txq_t *etp,
2082 __in unsigned int added,
2083 __in unsigned int pushed);
2085 extern __checkReturn efx_rc_t
2087 __in efx_txq_t *etp);
2091 __in efx_txq_t *etp);
2093 extern __checkReturn efx_rc_t
2095 __in efx_txq_t *etp);
2098 efx_tx_qpio_disable(
2099 __in efx_txq_t *etp);
2101 extern __checkReturn efx_rc_t
2103 __in efx_txq_t *etp,
2104 __in_ecount(buf_length) uint8_t *buffer,
2105 __in size_t buf_length,
2106 __in size_t pio_buf_offset);
2108 extern __checkReturn efx_rc_t
2110 __in efx_txq_t *etp,
2111 __in size_t pkt_length,
2112 __in unsigned int completed,
2113 __inout unsigned int *addedp);
2115 extern __checkReturn efx_rc_t
2117 __in efx_txq_t *etp,
2118 __in_ecount(n) efx_desc_t *ed,
2119 __in unsigned int n,
2120 __in unsigned int completed,
2121 __inout unsigned int *addedp);
2124 efx_tx_qdesc_dma_create(
2125 __in efx_txq_t *etp,
2126 __in efsys_dma_addr_t addr,
2129 __out efx_desc_t *edp);
2132 efx_tx_qdesc_tso_create(
2133 __in efx_txq_t *etp,
2134 __in uint16_t ipv4_id,
2135 __in uint32_t tcp_seq,
2136 __in uint8_t tcp_flags,
2137 __out efx_desc_t *edp);
2139 /* Number of FATSOv2 option descriptors */
2140 #define EFX_TX_FATSOV2_OPT_NDESCS 2
2142 /* Maximum number of DMA segments per TSO packet (not superframe) */
2143 #define EFX_TX_FATSOV2_DMA_SEGS_PER_PKT_MAX 24
2146 efx_tx_qdesc_tso2_create(
2147 __in efx_txq_t *etp,
2148 __in uint16_t ipv4_id,
2149 __in uint32_t tcp_seq,
2150 __in uint16_t tcp_mss,
2151 __out_ecount(count) efx_desc_t *edp,
2155 efx_tx_qdesc_vlantci_create(
2156 __in efx_txq_t *etp,
2158 __out efx_desc_t *edp);
2160 #if EFSYS_OPT_QSTATS
2166 __in efx_nic_t *etp,
2167 __in unsigned int id);
2169 #endif /* EFSYS_OPT_NAMES */
2172 efx_tx_qstats_update(
2173 __in efx_txq_t *etp,
2174 __inout_ecount(TX_NQSTATS) efsys_stat_t *stat);
2176 #endif /* EFSYS_OPT_QSTATS */
2180 __in efx_txq_t *etp);
2185 #if EFSYS_OPT_FILTER
2187 #define EFX_ETHER_TYPE_IPV4 0x0800
2188 #define EFX_ETHER_TYPE_IPV6 0x86DD
2190 #define EFX_IPPROTO_TCP 6
2191 #define EFX_IPPROTO_UDP 17
2193 /* Use RSS to spread across multiple queues */
2194 #define EFX_FILTER_FLAG_RX_RSS 0x01
2195 /* Enable RX scatter */
2196 #define EFX_FILTER_FLAG_RX_SCATTER 0x02
2198 * Override an automatic filter (priority EFX_FILTER_PRI_AUTO).
2199 * May only be set by the filter implementation for each type.
2200 * A removal request will restore the automatic filter in its place.
2202 #define EFX_FILTER_FLAG_RX_OVER_AUTO 0x04
2203 /* Filter is for RX */
2204 #define EFX_FILTER_FLAG_RX 0x08
2205 /* Filter is for TX */
2206 #define EFX_FILTER_FLAG_TX 0x10
2208 typedef unsigned int efx_filter_flags_t;
2210 typedef enum efx_filter_match_flags_e {
2211 EFX_FILTER_MATCH_REM_HOST = 0x0001, /* Match by remote IP host
2213 EFX_FILTER_MATCH_LOC_HOST = 0x0002, /* Match by local IP host
2215 EFX_FILTER_MATCH_REM_MAC = 0x0004, /* Match by remote MAC address */
2216 EFX_FILTER_MATCH_REM_PORT = 0x0008, /* Match by remote TCP/UDP port */
2217 EFX_FILTER_MATCH_LOC_MAC = 0x0010, /* Match by remote TCP/UDP port */
2218 EFX_FILTER_MATCH_LOC_PORT = 0x0020, /* Match by local TCP/UDP port */
2219 EFX_FILTER_MATCH_ETHER_TYPE = 0x0040, /* Match by Ether-type */
2220 EFX_FILTER_MATCH_INNER_VID = 0x0080, /* Match by inner VLAN ID */
2221 EFX_FILTER_MATCH_OUTER_VID = 0x0100, /* Match by outer VLAN ID */
2222 EFX_FILTER_MATCH_IP_PROTO = 0x0200, /* Match by IP transport
2224 EFX_FILTER_MATCH_LOC_MAC_IG = 0x0400, /* Match by local MAC address
2225 * I/G bit. Used for RX default
2226 * unicast and multicast/
2227 * broadcast filters. */
2228 } efx_filter_match_flags_t;
2230 typedef enum efx_filter_priority_s {
2231 EFX_FILTER_PRI_HINT = 0, /* Performance hint */
2232 EFX_FILTER_PRI_AUTO, /* Automatic filter based on device
2233 * address list or hardware
2234 * requirements. This may only be used
2235 * by the filter implementation for
2237 EFX_FILTER_PRI_MANUAL, /* Manually configured filter */
2238 EFX_FILTER_PRI_REQUIRED, /* Required for correct behaviour of the
2239 * client (e.g. SR-IOV, HyperV VMQ etc.)
2241 } efx_filter_priority_t;
2244 * FIXME: All these fields are assumed to be in little-endian byte order.
2245 * It may be better for some to be big-endian. See bug42804.
2248 typedef struct efx_filter_spec_s {
2249 uint32_t efs_match_flags:12;
2250 uint32_t efs_priority:2;
2251 uint32_t efs_flags:6;
2252 uint32_t efs_dmaq_id:12;
2253 uint32_t efs_rss_context;
2254 uint16_t efs_outer_vid;
2255 uint16_t efs_inner_vid;
2256 uint8_t efs_loc_mac[EFX_MAC_ADDR_LEN];
2257 uint8_t efs_rem_mac[EFX_MAC_ADDR_LEN];
2258 uint16_t efs_ether_type;
2259 uint8_t efs_ip_proto;
2260 uint16_t efs_loc_port;
2261 uint16_t efs_rem_port;
2262 efx_oword_t efs_rem_host;
2263 efx_oword_t efs_loc_host;
2264 } efx_filter_spec_t;
2267 /* Default values for use in filter specifications */
2268 #define EFX_FILTER_SPEC_RSS_CONTEXT_DEFAULT 0xffffffff
2269 #define EFX_FILTER_SPEC_RX_DMAQ_ID_DROP 0xfff
2270 #define EFX_FILTER_SPEC_VID_UNSPEC 0xffff
2272 extern __checkReturn efx_rc_t
2274 __in efx_nic_t *enp);
2278 __in efx_nic_t *enp);
2280 extern __checkReturn efx_rc_t
2282 __in efx_nic_t *enp,
2283 __inout efx_filter_spec_t *spec);
2285 extern __checkReturn efx_rc_t
2287 __in efx_nic_t *enp,
2288 __inout efx_filter_spec_t *spec);
2290 extern __checkReturn efx_rc_t
2292 __in efx_nic_t *enp);
2294 extern __checkReturn efx_rc_t
2295 efx_filter_supported_filters(
2296 __in efx_nic_t *enp,
2297 __out uint32_t *list,
2298 __out size_t *length);
2301 efx_filter_spec_init_rx(
2302 __out efx_filter_spec_t *spec,
2303 __in efx_filter_priority_t priority,
2304 __in efx_filter_flags_t flags,
2305 __in efx_rxq_t *erp);
2308 efx_filter_spec_init_tx(
2309 __out efx_filter_spec_t *spec,
2310 __in efx_txq_t *etp);
2312 extern __checkReturn efx_rc_t
2313 efx_filter_spec_set_ipv4_local(
2314 __inout efx_filter_spec_t *spec,
2317 __in uint16_t port);
2319 extern __checkReturn efx_rc_t
2320 efx_filter_spec_set_ipv4_full(
2321 __inout efx_filter_spec_t *spec,
2323 __in uint32_t lhost,
2324 __in uint16_t lport,
2325 __in uint32_t rhost,
2326 __in uint16_t rport);
2328 extern __checkReturn efx_rc_t
2329 efx_filter_spec_set_eth_local(
2330 __inout efx_filter_spec_t *spec,
2332 __in const uint8_t *addr);
2334 extern __checkReturn efx_rc_t
2335 efx_filter_spec_set_uc_def(
2336 __inout efx_filter_spec_t *spec);
2338 extern __checkReturn efx_rc_t
2339 efx_filter_spec_set_mc_def(
2340 __inout efx_filter_spec_t *spec);
2342 #endif /* EFSYS_OPT_FILTER */
2346 extern __checkReturn uint32_t
2348 __in_ecount(count) uint32_t const *input,
2350 __in uint32_t init);
2352 extern __checkReturn uint32_t
2354 __in_ecount(length) uint8_t const *input,
2356 __in uint32_t init);
2358 #if EFSYS_OPT_LICENSING
2362 typedef struct efx_key_stats_s {
2364 uint32_t eks_invalid;
2365 uint32_t eks_blacklisted;
2366 uint32_t eks_unverifiable;
2367 uint32_t eks_wrong_node;
2368 uint32_t eks_licensed_apps_lo;
2369 uint32_t eks_licensed_apps_hi;
2370 uint32_t eks_licensed_features_lo;
2371 uint32_t eks_licensed_features_hi;
2374 extern __checkReturn efx_rc_t
2376 __in efx_nic_t *enp);
2380 __in efx_nic_t *enp);
2382 extern __checkReturn boolean_t
2383 efx_lic_check_support(
2384 __in efx_nic_t *enp);
2386 extern __checkReturn efx_rc_t
2387 efx_lic_update_licenses(
2388 __in efx_nic_t *enp);
2390 extern __checkReturn efx_rc_t
2391 efx_lic_get_key_stats(
2392 __in efx_nic_t *enp,
2393 __out efx_key_stats_t *ksp);
2395 extern __checkReturn efx_rc_t
2397 __in efx_nic_t *enp,
2398 __in uint64_t app_id,
2399 __out boolean_t *licensedp);
2401 extern __checkReturn efx_rc_t
2403 __in efx_nic_t *enp,
2404 __in size_t buffer_size,
2405 __out uint32_t *typep,
2406 __out size_t *lengthp,
2407 __out_opt uint8_t *bufferp);
2410 extern __checkReturn efx_rc_t
2412 __in efx_nic_t *enp,
2413 __in_bcount(buffer_size)
2415 __in size_t buffer_size,
2416 __out uint32_t *startp
2419 extern __checkReturn efx_rc_t
2421 __in efx_nic_t *enp,
2422 __in_bcount(buffer_size)
2424 __in size_t buffer_size,
2425 __in uint32_t offset,
2426 __out uint32_t *endp
2429 extern __checkReturn __success(return != B_FALSE) boolean_t
2431 __in efx_nic_t *enp,
2432 __in_bcount(buffer_size)
2434 __in size_t buffer_size,
2435 __in uint32_t offset,
2436 __out uint32_t *startp,
2437 __out uint32_t *lengthp
2440 extern __checkReturn __success(return != B_FALSE) boolean_t
2441 efx_lic_validate_key(
2442 __in efx_nic_t *enp,
2443 __in_bcount(length) caddr_t keyp,
2444 __in uint32_t length
2447 extern __checkReturn efx_rc_t
2449 __in efx_nic_t *enp,
2450 __in_bcount(buffer_size)
2452 __in size_t buffer_size,
2453 __in uint32_t offset,
2454 __in uint32_t length,
2455 __out_bcount_part(key_max_size, *lengthp)
2457 __in size_t key_max_size,
2458 __out uint32_t *lengthp
2461 extern __checkReturn efx_rc_t
2463 __in efx_nic_t *enp,
2464 __in_bcount(buffer_size)
2466 __in size_t buffer_size,
2467 __in uint32_t offset,
2468 __in_bcount(length) caddr_t keyp,
2469 __in uint32_t length,
2470 __out uint32_t *lengthp
2473 __checkReturn efx_rc_t
2475 __in efx_nic_t *enp,
2476 __in_bcount(buffer_size)
2478 __in size_t buffer_size,
2479 __in uint32_t offset,
2480 __in uint32_t length,
2482 __out uint32_t *deltap
2485 extern __checkReturn efx_rc_t
2486 efx_lic_create_partition(
2487 __in efx_nic_t *enp,
2488 __in_bcount(buffer_size)
2490 __in size_t buffer_size
2493 extern __checkReturn efx_rc_t
2494 efx_lic_finish_partition(
2495 __in efx_nic_t *enp,
2496 __in_bcount(buffer_size)
2498 __in size_t buffer_size
2501 #endif /* EFSYS_OPT_LICENSING */
2509 #endif /* _SYS_EFX_H */