vmxnet3: enable vlan filtering
[dpdk.git] / drivers / net / vmxnet3 / vmxnet3_ethdev.c
1 /*-
2  *   BSD LICENSE
3  *
4  *   Copyright(c) 2010-2015 Intel Corporation. All rights reserved.
5  *   All rights reserved.
6  *
7  *   Redistribution and use in source and binary forms, with or without
8  *   modification, are permitted provided that the following conditions
9  *   are met:
10  *
11  *     * Redistributions of source code must retain the above copyright
12  *       notice, this list of conditions and the following disclaimer.
13  *     * Redistributions in binary form must reproduce the above copyright
14  *       notice, this list of conditions and the following disclaimer in
15  *       the documentation and/or other materials provided with the
16  *       distribution.
17  *     * Neither the name of Intel Corporation nor the names of its
18  *       contributors may be used to endorse or promote products derived
19  *       from this software without specific prior written permission.
20  *
21  *   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22  *   "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23  *   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24  *   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25  *   OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26  *   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27  *   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28  *   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29  *   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30  *   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31  *   OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32  */
33
34 #include <sys/queue.h>
35 #include <stdio.h>
36 #include <errno.h>
37 #include <stdint.h>
38 #include <string.h>
39 #include <unistd.h>
40 #include <stdarg.h>
41 #include <fcntl.h>
42 #include <inttypes.h>
43 #include <rte_byteorder.h>
44 #include <rte_common.h>
45 #include <rte_cycles.h>
46
47 #include <rte_interrupts.h>
48 #include <rte_log.h>
49 #include <rte_debug.h>
50 #include <rte_pci.h>
51 #include <rte_atomic.h>
52 #include <rte_branch_prediction.h>
53 #include <rte_memory.h>
54 #include <rte_memzone.h>
55 #include <rte_eal.h>
56 #include <rte_alarm.h>
57 #include <rte_ether.h>
58 #include <rte_ethdev.h>
59 #include <rte_atomic.h>
60 #include <rte_string_fns.h>
61 #include <rte_malloc.h>
62 #include <rte_dev.h>
63
64 #include "base/vmxnet3_defs.h"
65
66 #include "vmxnet3_ring.h"
67 #include "vmxnet3_logs.h"
68 #include "vmxnet3_ethdev.h"
69
70 #define PROCESS_SYS_EVENTS 0
71
72 static int eth_vmxnet3_dev_init(struct rte_eth_dev *eth_dev);
73 static int vmxnet3_dev_configure(struct rte_eth_dev *dev);
74 static int vmxnet3_dev_start(struct rte_eth_dev *dev);
75 static void vmxnet3_dev_stop(struct rte_eth_dev *dev);
76 static void vmxnet3_dev_close(struct rte_eth_dev *dev);
77 static void vmxnet3_dev_set_rxmode(struct vmxnet3_hw *hw, uint32_t feature, int set);
78 static void vmxnet3_dev_promiscuous_enable(struct rte_eth_dev *dev);
79 static void vmxnet3_dev_promiscuous_disable(struct rte_eth_dev *dev);
80 static void vmxnet3_dev_allmulticast_enable(struct rte_eth_dev *dev);
81 static void vmxnet3_dev_allmulticast_disable(struct rte_eth_dev *dev);
82 static int vmxnet3_dev_link_update(struct rte_eth_dev *dev,
83                                 int wait_to_complete);
84 static void vmxnet3_dev_stats_get(struct rte_eth_dev *dev,
85                                 struct rte_eth_stats *stats);
86 static void vmxnet3_dev_info_get(struct rte_eth_dev *dev,
87                                 struct rte_eth_dev_info *dev_info);
88 static int vmxnet3_dev_vlan_filter_set(struct rte_eth_dev *dev,
89                                        uint16_t vid, int on);
90 static void vmxnet3_dev_vlan_offload_set(struct rte_eth_dev *dev, int mask);
91 static void vmxnet3_dev_vlan_offload_set_clear(struct rte_eth_dev *dev,
92                                                 int mask, int clear);
93
94 #if PROCESS_SYS_EVENTS == 1
95 static void vmxnet3_process_events(struct vmxnet3_hw *);
96 #endif
97 /*
98  * The set of PCI devices this driver supports
99  */
100 static const struct rte_pci_id pci_id_vmxnet3_map[] = {
101
102 #define RTE_PCI_DEV_ID_DECL_VMXNET3(vend, dev) {RTE_PCI_DEVICE(vend, dev)},
103 #include "rte_pci_dev_ids.h"
104
105 { .vendor_id = 0, /* sentinel */ },
106 };
107
108 static const struct eth_dev_ops vmxnet3_eth_dev_ops = {
109         .dev_configure        = vmxnet3_dev_configure,
110         .dev_start            = vmxnet3_dev_start,
111         .dev_stop             = vmxnet3_dev_stop,
112         .dev_close            = vmxnet3_dev_close,
113         .promiscuous_enable   = vmxnet3_dev_promiscuous_enable,
114         .promiscuous_disable  = vmxnet3_dev_promiscuous_disable,
115         .allmulticast_enable  = vmxnet3_dev_allmulticast_enable,
116         .allmulticast_disable = vmxnet3_dev_allmulticast_disable,
117         .link_update          = vmxnet3_dev_link_update,
118         .stats_get            = vmxnet3_dev_stats_get,
119         .dev_infos_get        = vmxnet3_dev_info_get,
120         .vlan_filter_set      = vmxnet3_dev_vlan_filter_set,
121         .vlan_offload_set     = vmxnet3_dev_vlan_offload_set,
122         .rx_queue_setup       = vmxnet3_dev_rx_queue_setup,
123         .rx_queue_release     = vmxnet3_dev_rx_queue_release,
124         .tx_queue_setup       = vmxnet3_dev_tx_queue_setup,
125         .tx_queue_release     = vmxnet3_dev_tx_queue_release,
126 };
127
128 static const struct rte_memzone *
129 gpa_zone_reserve(struct rte_eth_dev *dev, uint32_t size,
130                 const char *post_string, int socket_id, uint16_t align)
131 {
132         char z_name[RTE_MEMZONE_NAMESIZE];
133         const struct rte_memzone *mz;
134
135         snprintf(z_name, sizeof(z_name), "%s_%d_%s",
136                                         dev->driver->pci_drv.name, dev->data->port_id, post_string);
137
138         mz = rte_memzone_lookup(z_name);
139         if (mz)
140                 return mz;
141
142         return rte_memzone_reserve_aligned(z_name, size,
143                         socket_id, 0, align);
144 }
145
146 /**
147  * Atomically reads the link status information from global
148  * structure rte_eth_dev.
149  *
150  * @param dev
151  *   - Pointer to the structure rte_eth_dev to read from.
152  *   - Pointer to the buffer to be saved with the link status.
153  *
154  * @return
155  *   - On success, zero.
156  *   - On failure, negative value.
157  */
158 static inline int
159 rte_vmxnet3_dev_atomic_write_link_status(struct rte_eth_dev *dev,
160                                 struct rte_eth_link *link)
161 {
162         struct rte_eth_link *dst = &(dev->data->dev_link);
163         struct rte_eth_link *src = link;
164
165         if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
166                                         *(uint64_t *)src) == 0)
167                 return -1;
168
169         return 0;
170 }
171
172 /*
173  * This function is based on vmxnet3_disable_intr()
174  */
175 static void
176 vmxnet3_disable_intr(struct vmxnet3_hw *hw)
177 {
178         int i;
179
180         PMD_INIT_FUNC_TRACE();
181
182         hw->shared->devRead.intrConf.intrCtrl |= VMXNET3_IC_DISABLE_ALL;
183         for (i = 0; i < VMXNET3_MAX_INTRS; i++)
184                         VMXNET3_WRITE_BAR0_REG(hw, VMXNET3_REG_IMR + i * 8, 1);
185 }
186
187 /*
188  * It returns 0 on success.
189  */
190 static int
191 eth_vmxnet3_dev_init(struct rte_eth_dev *eth_dev)
192 {
193         struct rte_pci_device *pci_dev;
194         struct vmxnet3_hw *hw = eth_dev->data->dev_private;
195         uint32_t mac_hi, mac_lo, ver;
196
197         PMD_INIT_FUNC_TRACE();
198
199         eth_dev->dev_ops = &vmxnet3_eth_dev_ops;
200         eth_dev->rx_pkt_burst = &vmxnet3_recv_pkts;
201         eth_dev->tx_pkt_burst = &vmxnet3_xmit_pkts;
202         pci_dev = eth_dev->pci_dev;
203
204         /*
205          * for secondary processes, we don't initialize any further as primary
206          * has already done this work.
207          */
208         if (rte_eal_process_type() != RTE_PROC_PRIMARY)
209                 return 0;
210
211         /* Vendor and Device ID need to be set before init of shared code */
212         hw->device_id = pci_dev->id.device_id;
213         hw->vendor_id = pci_dev->id.vendor_id;
214         hw->hw_addr0 = (void *)pci_dev->mem_resource[0].addr;
215         hw->hw_addr1 = (void *)pci_dev->mem_resource[1].addr;
216
217         hw->num_rx_queues = 1;
218         hw->num_tx_queues = 1;
219         hw->cur_mtu = ETHER_MTU;
220         hw->bufs_per_pkt = 1;
221
222         /* Check h/w version compatibility with driver. */
223         ver = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_VRRS);
224         PMD_INIT_LOG(DEBUG, "Hardware version : %d", ver);
225         if (ver & 0x1)
226                 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_VRRS, 1);
227         else {
228                 PMD_INIT_LOG(ERR, "Incompatible h/w version, should be 0x1");
229                 return -EIO;
230         }
231
232         /* Check UPT version compatibility with driver. */
233         ver = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_UVRS);
234         PMD_INIT_LOG(DEBUG, "UPT hardware version : %d", ver);
235         if (ver & 0x1)
236                 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_UVRS, 1);
237         else {
238                 PMD_INIT_LOG(ERR, "Incompatible UPT version.");
239                 return -EIO;
240         }
241
242         /* Getting MAC Address */
243         mac_lo = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_MACL);
244         mac_hi = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_MACH);
245         memcpy(hw->perm_addr  , &mac_lo, 4);
246         memcpy(hw->perm_addr+4, &mac_hi, 2);
247
248         /* Allocate memory for storing MAC addresses */
249         eth_dev->data->mac_addrs = rte_zmalloc("vmxnet3", ETHER_ADDR_LEN *
250                                                VMXNET3_MAX_MAC_ADDRS, 0);
251         if (eth_dev->data->mac_addrs == NULL) {
252                 PMD_INIT_LOG(ERR,
253                              "Failed to allocate %d bytes needed to store MAC addresses",
254                              ETHER_ADDR_LEN * VMXNET3_MAX_MAC_ADDRS);
255                 return -ENOMEM;
256         }
257         /* Copy the permanent MAC address */
258         ether_addr_copy((struct ether_addr *) hw->perm_addr,
259                         &eth_dev->data->mac_addrs[0]);
260
261         PMD_INIT_LOG(DEBUG, "MAC Address : %02x:%02x:%02x:%02x:%02x:%02x",
262                      hw->perm_addr[0], hw->perm_addr[1], hw->perm_addr[2],
263                      hw->perm_addr[3], hw->perm_addr[4], hw->perm_addr[5]);
264
265         /* Put device in Quiesce Mode */
266         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_QUIESCE_DEV);
267
268         return 0;
269 }
270
271 static struct eth_driver rte_vmxnet3_pmd = {
272         .pci_drv = {
273                 .name = "rte_vmxnet3_pmd",
274                 .id_table = pci_id_vmxnet3_map,
275                 .drv_flags = RTE_PCI_DRV_NEED_MAPPING,
276         },
277         .eth_dev_init = eth_vmxnet3_dev_init,
278         .dev_private_size = sizeof(struct vmxnet3_hw),
279 };
280
281 /*
282  * Driver initialization routine.
283  * Invoked once at EAL init time.
284  * Register itself as the [Poll Mode] Driver of Virtual PCI VMXNET3 devices.
285  */
286 static int
287 rte_vmxnet3_pmd_init(const char *name __rte_unused, const char *param __rte_unused)
288 {
289         PMD_INIT_FUNC_TRACE();
290
291         rte_eth_driver_register(&rte_vmxnet3_pmd);
292         return 0;
293 }
294
295 static int
296 vmxnet3_dev_configure(struct rte_eth_dev *dev)
297 {
298         const struct rte_memzone *mz;
299         struct vmxnet3_hw *hw = dev->data->dev_private;
300         size_t size;
301
302         PMD_INIT_FUNC_TRACE();
303
304         if (dev->data->nb_rx_queues > UINT8_MAX ||
305             dev->data->nb_tx_queues > UINT8_MAX)
306                 return -EINVAL;
307
308         size = dev->data->nb_rx_queues * sizeof(struct Vmxnet3_TxQueueDesc) +
309                 dev->data->nb_tx_queues * sizeof(struct Vmxnet3_RxQueueDesc);
310
311         if (size > UINT16_MAX)
312                 return -EINVAL;
313
314         hw->num_rx_queues = (uint8_t)dev->data->nb_rx_queues;
315         hw->num_tx_queues = (uint8_t)dev->data->nb_tx_queues;
316
317         /*
318          * Allocate a memzone for Vmxnet3_DriverShared - Vmxnet3_DSDevRead
319          * on current socket
320          */
321         mz = gpa_zone_reserve(dev, sizeof(struct Vmxnet3_DriverShared),
322                               "shared", rte_socket_id(), 8);
323
324         if (mz == NULL) {
325                 PMD_INIT_LOG(ERR, "ERROR: Creating shared zone");
326                 return -ENOMEM;
327         }
328         memset(mz->addr, 0, mz->len);
329
330         hw->shared = mz->addr;
331         hw->sharedPA = mz->phys_addr;
332
333         /*
334          * Allocate a memzone for Vmxnet3_RxQueueDesc - Vmxnet3_TxQueueDesc
335          * on current socket
336          */
337         mz = gpa_zone_reserve(dev, size, "queuedesc",
338                               rte_socket_id(), VMXNET3_QUEUE_DESC_ALIGN);
339         if (mz == NULL) {
340                 PMD_INIT_LOG(ERR, "ERROR: Creating queue descriptors zone");
341                 return -ENOMEM;
342         }
343         memset(mz->addr, 0, mz->len);
344
345         hw->tqd_start = (Vmxnet3_TxQueueDesc *)mz->addr;
346         hw->rqd_start = (Vmxnet3_RxQueueDesc *)(hw->tqd_start + hw->num_tx_queues);
347
348         hw->queueDescPA = mz->phys_addr;
349         hw->queue_desc_len = (uint16_t)size;
350
351         if (dev->data->dev_conf.rxmode.mq_mode == ETH_MQ_RX_RSS) {
352
353                 /* Allocate memory structure for UPT1_RSSConf and configure */
354                 mz = gpa_zone_reserve(dev, sizeof(struct VMXNET3_RSSConf), "rss_conf",
355                                       rte_socket_id(), RTE_CACHE_LINE_SIZE);
356                 if (mz == NULL) {
357                         PMD_INIT_LOG(ERR,
358                                      "ERROR: Creating rss_conf structure zone");
359                         return -ENOMEM;
360                 }
361                 memset(mz->addr, 0, mz->len);
362
363                 hw->rss_conf = mz->addr;
364                 hw->rss_confPA = mz->phys_addr;
365         }
366
367         return 0;
368 }
369
370 static int
371 vmxnet3_setup_driver_shared(struct rte_eth_dev *dev)
372 {
373         struct rte_eth_conf port_conf = dev->data->dev_conf;
374         struct vmxnet3_hw *hw = dev->data->dev_private;
375         Vmxnet3_DriverShared *shared = hw->shared;
376         Vmxnet3_DSDevRead *devRead = &shared->devRead;
377         uint32_t *mac_ptr;
378         uint32_t val, i;
379         int ret, mask;
380
381         shared->magic = VMXNET3_REV1_MAGIC;
382         devRead->misc.driverInfo.version = VMXNET3_DRIVER_VERSION_NUM;
383
384         /* Setting up Guest OS information */
385         devRead->misc.driverInfo.gos.gosBits   = sizeof(void *) == 4 ?
386                 VMXNET3_GOS_BITS_32 :
387                 VMXNET3_GOS_BITS_64;
388         devRead->misc.driverInfo.gos.gosType   = VMXNET3_GOS_TYPE_LINUX;
389         devRead->misc.driverInfo.vmxnet3RevSpt = 1;
390         devRead->misc.driverInfo.uptVerSpt     = 1;
391
392         devRead->misc.queueDescPA  = hw->queueDescPA;
393         devRead->misc.queueDescLen = hw->queue_desc_len;
394         devRead->misc.mtu          = hw->cur_mtu;
395         devRead->misc.numTxQueues  = hw->num_tx_queues;
396         devRead->misc.numRxQueues  = hw->num_rx_queues;
397
398         /*
399          * Set number of interrupts to 1
400          * PMD disables all the interrupts but this is MUST to activate device
401          * It needs at least one interrupt for link events to handle
402          * So we'll disable it later after device activation if needed
403          */
404         devRead->intrConf.numIntrs = 1;
405         devRead->intrConf.intrCtrl |= VMXNET3_IC_DISABLE_ALL;
406
407         for (i = 0; i < hw->num_tx_queues; i++) {
408                 Vmxnet3_TxQueueDesc *tqd = &hw->tqd_start[i];
409                 vmxnet3_tx_queue_t *txq  = dev->data->tx_queues[i];
410
411                 tqd->ctrl.txNumDeferred  = 0;
412                 tqd->ctrl.txThreshold    = 1;
413                 tqd->conf.txRingBasePA   = txq->cmd_ring.basePA;
414                 tqd->conf.compRingBasePA = txq->comp_ring.basePA;
415                 tqd->conf.dataRingBasePA = txq->data_ring.basePA;
416
417                 tqd->conf.txRingSize   = txq->cmd_ring.size;
418                 tqd->conf.compRingSize = txq->comp_ring.size;
419                 tqd->conf.dataRingSize = txq->data_ring.size;
420                 tqd->conf.intrIdx      = txq->comp_ring.intr_idx;
421                 tqd->status.stopped    = TRUE;
422                 tqd->status.error      = 0;
423                 memset(&tqd->stats, 0, sizeof(tqd->stats));
424         }
425
426         for (i = 0; i < hw->num_rx_queues; i++) {
427                 Vmxnet3_RxQueueDesc *rqd  = &hw->rqd_start[i];
428                 vmxnet3_rx_queue_t *rxq   = dev->data->rx_queues[i];
429
430                 rqd->conf.rxRingBasePA[0] = rxq->cmd_ring[0].basePA;
431                 rqd->conf.rxRingBasePA[1] = rxq->cmd_ring[1].basePA;
432                 rqd->conf.compRingBasePA  = rxq->comp_ring.basePA;
433
434                 rqd->conf.rxRingSize[0]   = rxq->cmd_ring[0].size;
435                 rqd->conf.rxRingSize[1]   = rxq->cmd_ring[1].size;
436                 rqd->conf.compRingSize    = rxq->comp_ring.size;
437                 rqd->conf.intrIdx         = rxq->comp_ring.intr_idx;
438                 rqd->status.stopped       = TRUE;
439                 rqd->status.error         = 0;
440                 memset(&rqd->stats, 0, sizeof(rqd->stats));
441         }
442
443         /* RxMode set to 0 of VMXNET3_RXM_xxx */
444         devRead->rxFilterConf.rxMode = 0;
445
446         /* Setting up feature flags */
447         if (dev->data->dev_conf.rxmode.hw_ip_checksum)
448                 devRead->misc.uptFeatures |= VMXNET3_F_RXCSUM;
449
450         if (port_conf.rxmode.mq_mode == ETH_MQ_RX_RSS) {
451                 ret = vmxnet3_rss_configure(dev);
452                 if (ret != VMXNET3_SUCCESS)
453                         return ret;
454
455                 devRead->misc.uptFeatures |= VMXNET3_F_RSS;
456                 devRead->rssConfDesc.confVer = 1;
457                 devRead->rssConfDesc.confLen = sizeof(struct VMXNET3_RSSConf);
458                 devRead->rssConfDesc.confPA  = hw->rss_confPA;
459         }
460
461         mask = 0;
462         if (dev->data->dev_conf.rxmode.hw_vlan_strip)
463                 mask |= ETH_VLAN_STRIP_MASK;
464
465         if (dev->data->dev_conf.rxmode.hw_vlan_filter)
466                 mask |= ETH_VLAN_FILTER_MASK;
467
468         vmxnet3_dev_vlan_offload_set_clear(dev, mask, 1);
469
470         PMD_INIT_LOG(DEBUG,
471                      "Writing MAC Address : %02x:%02x:%02x:%02x:%02x:%02x",
472                      hw->perm_addr[0], hw->perm_addr[1], hw->perm_addr[2],
473                      hw->perm_addr[3], hw->perm_addr[4], hw->perm_addr[5]);
474
475         /* Write MAC Address back to device */
476         mac_ptr = (uint32_t *)hw->perm_addr;
477         val = *mac_ptr;
478         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_MACL, val);
479
480         val = (hw->perm_addr[5] << 8) | hw->perm_addr[4];
481         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_MACH, val);
482
483         return VMXNET3_SUCCESS;
484 }
485
486 /*
487  * Configure device link speed and setup link.
488  * Must be called after eth_vmxnet3_dev_init. Other wise it might fail
489  * It returns 0 on success.
490  */
491 static int
492 vmxnet3_dev_start(struct rte_eth_dev *dev)
493 {
494         int status, ret;
495         struct vmxnet3_hw *hw = dev->data->dev_private;
496
497         PMD_INIT_FUNC_TRACE();
498
499         ret = vmxnet3_setup_driver_shared(dev);
500         if (ret != VMXNET3_SUCCESS)
501                 return ret;
502
503         /* Exchange shared data with device */
504         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_DSAL,
505                                VMXNET3_GET_ADDR_LO(hw->sharedPA));
506         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_DSAH,
507                                VMXNET3_GET_ADDR_HI(hw->sharedPA));
508
509         /* Activate device by register write */
510         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_ACTIVATE_DEV);
511         status = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_CMD);
512
513         if (status != 0) {
514                 PMD_INIT_LOG(ERR, "Device activation in %s(): UNSUCCESSFUL", __func__);
515                 return -1;
516         }
517
518         /* Disable interrupts */
519         vmxnet3_disable_intr(hw);
520
521         /*
522          * Load RX queues with blank mbufs and update next2fill index for device
523          * Update RxMode of the device
524          */
525         ret = vmxnet3_dev_rxtx_init(dev);
526         if (ret != VMXNET3_SUCCESS) {
527                 PMD_INIT_LOG(ERR, "Device receive init in %s: UNSUCCESSFUL", __func__);
528                 return ret;
529         }
530
531         /* Setting proper Rx Mode and issue Rx Mode Update command */
532         vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_UCAST | VMXNET3_RXM_BCAST, 1);
533
534         /*
535          * Don't need to handle events for now
536          */
537 #if PROCESS_SYS_EVENTS == 1
538         events = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_ECR);
539         PMD_INIT_LOG(DEBUG, "Reading events: 0x%X", events);
540         vmxnet3_process_events(hw);
541 #endif
542         return status;
543 }
544
545 /*
546  * Stop device: disable rx and tx functions to allow for reconfiguring.
547  */
548 static void
549 vmxnet3_dev_stop(struct rte_eth_dev *dev)
550 {
551         struct rte_eth_link link;
552         struct vmxnet3_hw *hw = dev->data->dev_private;
553
554         PMD_INIT_FUNC_TRACE();
555
556         if (hw->adapter_stopped == TRUE) {
557                 PMD_INIT_LOG(DEBUG, "Device already closed.");
558                 return;
559         }
560
561         /* disable interrupts */
562         vmxnet3_disable_intr(hw);
563
564         /* quiesce the device first */
565         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_QUIESCE_DEV);
566         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_DSAL, 0);
567         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_DSAH, 0);
568
569         /* reset the device */
570         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_RESET_DEV);
571         PMD_INIT_LOG(DEBUG, "Device reset.");
572         hw->adapter_stopped = FALSE;
573
574         vmxnet3_dev_clear_queues(dev);
575
576         /* Clear recorded link status */
577         memset(&link, 0, sizeof(link));
578         rte_vmxnet3_dev_atomic_write_link_status(dev, &link);
579 }
580
581 /*
582  * Reset and stop device.
583  */
584 static void
585 vmxnet3_dev_close(struct rte_eth_dev *dev)
586 {
587         struct vmxnet3_hw *hw = dev->data->dev_private;
588
589         PMD_INIT_FUNC_TRACE();
590
591         vmxnet3_dev_stop(dev);
592         hw->adapter_stopped = TRUE;
593 }
594
595 static void
596 vmxnet3_dev_stats_get(struct rte_eth_dev *dev, struct rte_eth_stats *stats)
597 {
598         unsigned int i;
599         struct vmxnet3_hw *hw = dev->data->dev_private;
600
601         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_GET_STATS);
602
603         RTE_BUILD_BUG_ON(RTE_ETHDEV_QUEUE_STAT_CNTRS < VMXNET3_MAX_TX_QUEUES);
604         for (i = 0; i < hw->num_tx_queues; i++) {
605                 struct UPT1_TxStats *txStats = &hw->tqd_start[i].stats;
606
607                 stats->q_opackets[i] = txStats->ucastPktsTxOK +
608                         txStats->mcastPktsTxOK +
609                         txStats->bcastPktsTxOK;
610                 stats->q_obytes[i] = txStats->ucastBytesTxOK +
611                         txStats->mcastBytesTxOK +
612                         txStats->bcastBytesTxOK;
613
614                 stats->opackets += stats->q_opackets[i];
615                 stats->obytes += stats->q_obytes[i];
616                 stats->oerrors += txStats->pktsTxError +
617                         txStats->pktsTxDiscard;
618         }
619
620         RTE_BUILD_BUG_ON(RTE_ETHDEV_QUEUE_STAT_CNTRS < VMXNET3_MAX_RX_QUEUES);
621         for (i = 0; i < hw->num_rx_queues; i++) {
622                 struct UPT1_RxStats *rxStats = &hw->rqd_start[i].stats;
623
624                 stats->q_ipackets[i] = rxStats->ucastPktsRxOK +
625                         rxStats->mcastPktsRxOK +
626                         rxStats->bcastPktsRxOK;
627
628                 stats->q_ibytes[i] = rxStats->ucastBytesRxOK +
629                         rxStats->mcastBytesRxOK +
630                         rxStats->bcastBytesRxOK;
631
632                 stats->ipackets += stats->q_ipackets[i];
633                 stats->ibytes += stats->q_ibytes[i];
634
635                 stats->q_errors[i] = rxStats->pktsRxError;
636                 stats->ierrors += rxStats->pktsRxError;
637                 stats->imcasts += rxStats->mcastPktsRxOK;
638                 stats->rx_nombuf += rxStats->pktsRxOutOfBuf;
639         }
640 }
641
642 static void
643 vmxnet3_dev_info_get(__attribute__((unused))struct rte_eth_dev *dev, struct rte_eth_dev_info *dev_info)
644 {
645         dev_info->max_rx_queues = VMXNET3_MAX_RX_QUEUES;
646         dev_info->max_tx_queues = VMXNET3_MAX_TX_QUEUES;
647         dev_info->min_rx_bufsize = 1518 + RTE_PKTMBUF_HEADROOM;
648         dev_info->max_rx_pktlen = 16384; /* includes CRC, cf MAXFRS register */
649         dev_info->max_mac_addrs = VMXNET3_MAX_MAC_ADDRS;
650
651         dev_info->default_txconf.txq_flags = ETH_TXQ_FLAGS_NOMULTSEGS |
652                                                 ETH_TXQ_FLAGS_NOOFFLOADS;
653         dev_info->flow_type_rss_offloads = VMXNET3_RSS_OFFLOAD_ALL;
654 }
655
656 /* return 0 means link status changed, -1 means not changed */
657 static int
658 vmxnet3_dev_link_update(struct rte_eth_dev *dev, __attribute__((unused)) int wait_to_complete)
659 {
660         struct vmxnet3_hw *hw = dev->data->dev_private;
661         struct rte_eth_link link;
662         uint32_t ret;
663
664         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_GET_LINK);
665         ret = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_CMD);
666
667         if (!ret) {
668                 PMD_INIT_LOG(ERR, "Link Status Negative : %s()", __func__);
669                 return -1;
670         }
671
672         if (ret & 0x1) {
673                 link.link_status = 1;
674                 link.link_duplex = ETH_LINK_FULL_DUPLEX;
675                 link.link_speed = ETH_LINK_SPEED_10000;
676
677                 rte_vmxnet3_dev_atomic_write_link_status(dev, &link);
678
679                 return 0;
680         }
681
682         return -1;
683 }
684
685 /* Updating rxmode through Vmxnet3_DriverShared structure in adapter */
686 static void
687 vmxnet3_dev_set_rxmode(struct vmxnet3_hw *hw, uint32_t feature, int set) {
688
689         struct Vmxnet3_RxFilterConf *rxConf = &hw->shared->devRead.rxFilterConf;
690
691         if (set)
692                 rxConf->rxMode = rxConf->rxMode | feature;
693         else
694                 rxConf->rxMode = rxConf->rxMode & (~feature);
695
696         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_UPDATE_RX_MODE);
697 }
698
699 /* Promiscuous supported only if Vmxnet3_DriverShared is initialized in adapter */
700 static void
701 vmxnet3_dev_promiscuous_enable(struct rte_eth_dev *dev)
702 {
703         struct vmxnet3_hw *hw = dev->data->dev_private;
704         uint32_t *vf_table = hw->shared->devRead.rxFilterConf.vfTable;
705
706         memset(vf_table, 0, VMXNET3_VFT_TABLE_SIZE);
707         vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_PROMISC, 1);
708
709         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
710                                VMXNET3_CMD_UPDATE_VLAN_FILTERS);
711 }
712
713 /* Promiscuous supported only if Vmxnet3_DriverShared is initialized in adapter */
714 static void
715 vmxnet3_dev_promiscuous_disable(struct rte_eth_dev *dev)
716 {
717         struct vmxnet3_hw *hw = dev->data->dev_private;
718         uint32_t *vf_table = hw->shared->devRead.rxFilterConf.vfTable;
719
720         memcpy(vf_table, hw->shadow_vfta, VMXNET3_VFT_TABLE_SIZE);
721         vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_PROMISC, 0);
722         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
723                                VMXNET3_CMD_UPDATE_VLAN_FILTERS);
724 }
725
726 /* Allmulticast supported only if Vmxnet3_DriverShared is initialized in adapter */
727 static void
728 vmxnet3_dev_allmulticast_enable(struct rte_eth_dev *dev)
729 {
730         struct vmxnet3_hw *hw = dev->data->dev_private;
731
732         vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_ALL_MULTI, 1);
733 }
734
735 /* Allmulticast supported only if Vmxnet3_DriverShared is initialized in adapter */
736 static void
737 vmxnet3_dev_allmulticast_disable(struct rte_eth_dev *dev)
738 {
739         struct vmxnet3_hw *hw = dev->data->dev_private;
740
741         vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_ALL_MULTI, 0);
742 }
743
744 /* Enable/disable filter on vlan */
745 static int
746 vmxnet3_dev_vlan_filter_set(struct rte_eth_dev *dev, uint16_t vid, int on)
747 {
748         struct vmxnet3_hw *hw = dev->data->dev_private;
749         struct Vmxnet3_RxFilterConf *rxConf = &hw->shared->devRead.rxFilterConf;
750         uint32_t *vf_table = rxConf->vfTable;
751
752         /* save state for restore */
753         if (on)
754                 VMXNET3_SET_VFTABLE_ENTRY(hw->shadow_vfta, vid);
755         else
756                 VMXNET3_CLEAR_VFTABLE_ENTRY(hw->shadow_vfta, vid);
757
758         /* don't change active filter if in promiscious mode */
759         if (rxConf->rxMode & VMXNET3_RXM_PROMISC)
760                 return 0;
761
762         /* set in hardware */
763         if (on)
764                 VMXNET3_SET_VFTABLE_ENTRY(vf_table, vid);
765         else
766                 VMXNET3_CLEAR_VFTABLE_ENTRY(vf_table, vid);
767
768         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
769                                VMXNET3_CMD_UPDATE_VLAN_FILTERS);
770         return 0;
771 }
772
773 static void
774 vmxnet3_dev_vlan_offload_set_clear(struct rte_eth_dev *dev,
775                                    int mask, int clear)
776 {
777         struct vmxnet3_hw *hw = dev->data->dev_private;
778         Vmxnet3_DSDevRead *devRead = &hw->shared->devRead;
779         uint32_t *vf_table = devRead->rxFilterConf.vfTable;
780
781         if (mask & ETH_VLAN_STRIP_MASK)
782                 devRead->misc.uptFeatures |= UPT1_F_RXVLAN;
783         else
784                 devRead->misc.uptFeatures &= ~UPT1_F_RXVLAN;
785
786         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
787                                VMXNET3_CMD_UPDATE_FEATURE);
788
789         if (mask & ETH_VLAN_FILTER_MASK) {
790                 if (clear) {
791                         memset(hw->shadow_vfta, 0,
792                                VMXNET3_VFT_TABLE_SIZE);
793                         /* allow untagged pkts */
794                         VMXNET3_SET_VFTABLE_ENTRY(hw->shadow_vfta, 0);
795                 }
796                 memcpy(vf_table, hw->shadow_vfta, VMXNET3_VFT_TABLE_SIZE);
797         } else {
798                 /* allow any pkts -- no filtering */
799                 if (clear)
800                         memset(hw->shadow_vfta, 0xff, VMXNET3_VFT_TABLE_SIZE);
801                 memset(vf_table, 0xff, VMXNET3_VFT_TABLE_SIZE);
802         }
803
804         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
805                                VMXNET3_CMD_UPDATE_VLAN_FILTERS);
806 }
807
808 static void
809 vmxnet3_dev_vlan_offload_set(struct rte_eth_dev *dev, int mask)
810 {
811         vmxnet3_dev_vlan_offload_set_clear(dev, mask, 0);
812 }
813
814 #if PROCESS_SYS_EVENTS == 1
815 static void
816 vmxnet3_process_events(struct vmxnet3_hw *hw)
817 {
818         uint32_t events = hw->shared->ecr;
819
820         if (!events) {
821                 PMD_INIT_LOG(ERR, "No events to process in %s()", __func__);
822                 return;
823         }
824
825         /*
826          * ECR bits when written with 1b are cleared. Hence write
827          * events back to ECR so that the bits which were set will be reset.
828          */
829         VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_ECR, events);
830
831         /* Check if link state has changed */
832         if (events & VMXNET3_ECR_LINK)
833                 PMD_INIT_LOG(ERR,
834                              "Process events in %s(): VMXNET3_ECR_LINK event", __func__);
835
836         /* Check if there is an error on xmit/recv queues */
837         if (events & (VMXNET3_ECR_TQERR | VMXNET3_ECR_RQERR)) {
838                 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_GET_QUEUE_STATUS);
839
840                 if (hw->tqd_start->status.stopped)
841                         PMD_INIT_LOG(ERR, "tq error 0x%x",
842                                      hw->tqd_start->status.error);
843
844                 if (hw->rqd_start->status.stopped)
845                         PMD_INIT_LOG(ERR, "rq error 0x%x",
846                                      hw->rqd_start->status.error);
847
848                 /* Reset the device */
849                 /* Have to reset the device */
850         }
851
852         if (events & VMXNET3_ECR_DIC)
853                 PMD_INIT_LOG(ERR, "Device implementation change event.");
854
855         if (events & VMXNET3_ECR_DEBUG)
856                 PMD_INIT_LOG(ERR, "Debug event generated by device.");
857
858 }
859 #endif
860
861 static struct rte_driver rte_vmxnet3_driver = {
862         .type = PMD_PDEV,
863         .init = rte_vmxnet3_pmd_init,
864 };
865
866 PMD_REGISTER_DRIVER(rte_vmxnet3_driver);