4 * Copyright(c) 2010-2013 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35 #include <sys/queue.h>
46 #include <rte_common.h>
48 #include <rte_memory.h>
49 #include <rte_memcpy.h>
50 #include <rte_memzone.h>
51 #include <rte_tailq.h>
53 #include <rte_per_lcore.h>
54 #include <rte_launch.h>
55 #include <rte_atomic.h>
56 #include <rte_cycles.h>
57 #include <rte_prefetch.h>
58 #include <rte_lcore.h>
59 #include <rte_per_lcore.h>
60 #include <rte_branch_prediction.h>
61 #include <rte_interrupts.h>
63 #include <rte_random.h>
64 #include <rte_debug.h>
65 #include <rte_ether.h>
66 #include <rte_ethdev.h>
69 #include <rte_mempool.h>
71 #include <rte_memcpy.h>
75 /* basic constants used in application */
76 #define NUM_QUEUES 128
78 #define NUM_MBUFS 64*1024
79 #define MBUF_CACHE_SIZE 64
80 #define MBUF_SIZE (2048 + sizeof(struct rte_mbuf) + RTE_PKTMBUF_HEADROOM)
85 /* number of pools (if user does not specify any, 16 by default */
86 static enum rte_eth_nb_pools num_pools = ETH_16_POOLS;
89 * RX and TX Prefetch, Host, and Write-back threshold values should be
90 * carefully set for optimal performance. Consult the network
91 * controller's datasheet and supporting DPDK documentation for guidance
92 * on how these parameters should be set.
94 /* Default configuration for rx and tx thresholds etc. */
95 static const struct rte_eth_rxconf rx_conf_default = {
104 * These default values are optimized for use with the Intel(R) 82599 10 GbE
105 * Controller and the DPDK ixgbe PMD. Consider using other values for other
106 * network controllers and/or network drivers.
108 static const struct rte_eth_txconf tx_conf_default = {
114 .tx_free_thresh = 0, /* Use PMD default values */
115 .tx_rs_thresh = 0, /* Use PMD default values */
118 /* empty vmdq+dcb configuration structure. Filled in programatically */
119 static const struct rte_eth_conf vmdq_dcb_conf_default = {
121 .mq_mode = ETH_MQ_RX_VMDQ_DCB,
123 .header_split = 0, /**< Header Split disabled */
124 .hw_ip_checksum = 0, /**< IP checksum offload disabled */
125 .hw_vlan_filter = 0, /**< VLAN filtering disabled */
126 .jumbo_frame = 0, /**< Jumbo Frame Support disabled */
129 .mq_mode = ETH_MQ_TX_NONE,
133 * should be overridden separately in code with
137 .nb_queue_pools = ETH_16_POOLS,
138 .enable_default_pool = 0,
141 .pool_map = {{0, 0},},
147 /* array used for printing out statistics */
148 volatile unsigned long rxPackets[ NUM_QUEUES ] = {0};
150 const uint16_t vlan_tags[] = {
151 0, 1, 2, 3, 4, 5, 6, 7,
152 8, 9, 10, 11, 12, 13, 14, 15,
153 16, 17, 18, 19, 20, 21, 22, 23,
154 24, 25, 26, 27, 28, 29, 30, 31
157 /* Builds up the correct configuration for vmdq+dcb based on the vlan tags array
158 * given above, and the number of traffic classes available for use. */
160 get_eth_conf(struct rte_eth_conf *eth_conf, enum rte_eth_nb_pools num_pools)
162 struct rte_eth_vmdq_dcb_conf conf;
165 if (num_pools != ETH_16_POOLS && num_pools != ETH_32_POOLS ) return -1;
167 conf.nb_queue_pools = num_pools;
168 conf.enable_default_pool = 0;
169 conf.default_pool = 0; /* set explicit value, even if not used */
170 conf.nb_pool_maps = sizeof( vlan_tags )/sizeof( vlan_tags[ 0 ]);
171 for (i = 0; i < conf.nb_pool_maps; i++){
172 conf.pool_map[i].vlan_id = vlan_tags[ i ];
173 conf.pool_map[i].pools = 1 << (i % num_pools);
175 for (i = 0; i < ETH_DCB_NUM_USER_PRIORITIES; i++){
176 conf.dcb_queue[i] = (uint8_t)(i % (NUM_QUEUES/num_pools));
178 (void)(rte_memcpy(eth_conf, &vmdq_dcb_conf_default, sizeof(*eth_conf)));
179 (void)(rte_memcpy(ð_conf->rx_adv_conf.vmdq_dcb_conf, &conf,
180 sizeof(eth_conf->rx_adv_conf.vmdq_dcb_conf)));
185 * Initialises a given port using global settings and with the rx buffers
186 * coming from the mbuf_pool passed as parameter
189 port_init(uint8_t port, struct rte_mempool *mbuf_pool)
191 struct rte_eth_conf port_conf;
192 const uint16_t rxRings = ETH_VMDQ_DCB_NUM_QUEUES,
193 txRings = (uint16_t)rte_lcore_count();
194 const uint16_t rxRingSize = 128, txRingSize = 512;
198 retval = get_eth_conf(&port_conf, num_pools);
202 if (port >= rte_eth_dev_count()) return -1;
204 retval = rte_eth_dev_configure(port, rxRings, txRings, &port_conf);
208 for (q = 0; q < rxRings; q ++) {
209 retval = rte_eth_rx_queue_setup(port, q, rxRingSize,
210 rte_eth_dev_socket_id(port), &rx_conf_default,
216 for (q = 0; q < txRings; q ++) {
217 retval = rte_eth_tx_queue_setup(port, q, txRingSize,
218 rte_eth_dev_socket_id(port), &tx_conf_default);
223 retval = rte_eth_dev_start(port);
227 struct ether_addr addr;
228 rte_eth_macaddr_get(port, &addr);
229 printf("Port %u MAC: %02"PRIx8" %02"PRIx8" %02"PRIx8
230 " %02"PRIx8" %02"PRIx8" %02"PRIx8"\n",
232 addr.addr_bytes[0], addr.addr_bytes[1], addr.addr_bytes[2],
233 addr.addr_bytes[3], addr.addr_bytes[4], addr.addr_bytes[5]);
238 /* Check num_pools parameter and set it if OK*/
240 vmdq_parse_num_pools(const char *q_arg)
245 /* parse number string */
246 n = strtol(q_arg, &end, 10);
247 if ((q_arg[0] == '\0') || (end == NULL) || (*end != '\0'))
249 if (n != 16 && n != 32)
252 num_pools = ETH_16_POOLS;
254 num_pools = ETH_32_POOLS;
261 vmdq_usage(const char *prgname)
263 printf("%s [EAL options] -- [-nb-pools NP]\n"
264 " -nb-pools NP: number of pools (16 default, 32)\n",
268 /* Parse the argument (num_pools) given in the command line of the application */
270 vmdq_parse_args(int argc, char **argv)
274 const char *prgname = argv[0];
276 static struct option long_option[] = {
277 {"nb-pools", required_argument, NULL, 0},
281 /* Parse command line */
282 while ((opt = getopt_long_only(argc, argv, "",long_option,&option_index)) != EOF) {
285 if (vmdq_parse_num_pools(optarg) == -1){
286 printf("invalid number of pools\n");
302 #ifndef RTE_EXEC_ENV_BAREMETAL
303 /* When we receive a HUP signal, print out our stats */
305 sighup_handler(int signum)
308 for (q = 0; q < NUM_QUEUES; q ++) {
309 if (q % (NUM_QUEUES/num_pools) == 0)
310 printf("\nPool %u: ", q/(NUM_QUEUES/num_pools));
311 printf("%lu ", rxPackets[ q ]);
313 printf("\nFinished handling signal %d\n", signum);
318 * Main thread that does the work, reading from INPUT_PORT
319 * and writing to OUTPUT_PORT
321 static __attribute__((noreturn)) int
322 lcore_main(void *arg)
324 const uintptr_t core_num = (uintptr_t)arg;
325 const unsigned num_cores = rte_lcore_count();
326 uint16_t startQueue = (uint16_t)(core_num * (NUM_QUEUES/num_cores));
327 uint16_t endQueue = (uint16_t)(startQueue + (NUM_QUEUES/num_cores));
330 printf("Core %u(lcore %u) reading queues %i-%i\n", (unsigned)core_num,
331 rte_lcore_id(), startQueue, endQueue - 1);
334 struct rte_mbuf *buf[32];
335 const uint16_t buf_size = sizeof(buf) / sizeof(buf[0]);
337 for (q = startQueue; q < endQueue; q++) {
338 const uint16_t rxCount = rte_eth_rx_burst(RX_PORT,
342 rxPackets[q] += rxCount;
344 const uint16_t txCount = rte_eth_tx_burst(TX_PORT,
345 (uint16_t)core_num, buf, rxCount);
346 if (txCount != rxCount) {
347 for (i = txCount; i < rxCount; i++)
348 rte_pktmbuf_free(buf[i]);
354 /* Main function, does initialisation and calls the per-lcore functions */
356 MAIN(int argc, char *argv[])
359 struct rte_mempool *mbuf_pool;
364 #ifndef RTE_EXEC_ENV_BAREMETAL
365 signal(SIGHUP, sighup_handler);
369 ret = rte_eal_init(argc, argv);
371 rte_exit(EXIT_FAILURE, "Error with EAL initialization\n");
375 /* parse app arguments */
376 ret = vmdq_parse_args(argc, argv);
378 rte_exit(EXIT_FAILURE, "Invalid VMDQ argument\n");
380 if (rte_ixgbe_pmd_init() != 0 ||
381 rte_eal_pci_probe() != 0)
382 rte_exit(EXIT_FAILURE, "Error with NIC driver initialization\n");
384 cores = rte_lcore_count();
385 if ((cores & (cores - 1)) != 0 || cores > 16) {
386 rte_exit(EXIT_FAILURE,
387 "This program can only run on 2,4,8 or 16 cores\n\n");
390 mbuf_pool = rte_mempool_create("MBUF_POOL", NUM_MBUFS,
391 MBUF_SIZE, MBUF_CACHE_SIZE,
392 sizeof(struct rte_pktmbuf_pool_private),
393 rte_pktmbuf_pool_init, NULL,
394 rte_pktmbuf_init, NULL,
396 if (mbuf_pool == NULL)
397 rte_exit(EXIT_FAILURE, "Cannot create mbuf pool\n");
399 if (port_init(RX_PORT, mbuf_pool) != 0 ||
400 port_init(TX_PORT, mbuf_pool) != 0)
401 rte_exit(EXIT_FAILURE, "Cannot initialize network ports\n");
403 /* call lcore_main() on every slave lcore */
405 RTE_LCORE_FOREACH_SLAVE(lcore_id) {
406 rte_eal_remote_launch(lcore_main, (void*)i++, lcore_id);
408 /* call on master too */
409 (void) lcore_main((void*)i);