4 * Copyright(c) 2010-2013 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 #include <sys/queue.h>
47 #include <rte_common.h>
49 #include <rte_memory.h>
50 #include <rte_memcpy.h>
51 #include <rte_memzone.h>
52 #include <rte_tailq.h>
54 #include <rte_per_lcore.h>
55 #include <rte_launch.h>
56 #include <rte_atomic.h>
57 #include <rte_cycles.h>
58 #include <rte_prefetch.h>
59 #include <rte_lcore.h>
60 #include <rte_per_lcore.h>
61 #include <rte_branch_prediction.h>
62 #include <rte_interrupts.h>
64 #include <rte_random.h>
65 #include <rte_debug.h>
66 #include <rte_ether.h>
67 #include <rte_ethdev.h>
70 #include <rte_mempool.h>
72 #include <rte_memcpy.h>
76 /* basic constants used in application */
77 #define NUM_QUEUES 128
79 #define NUM_MBUFS 64*1024
80 #define MBUF_CACHE_SIZE 64
81 #define MBUF_SIZE (2048 + sizeof(struct rte_mbuf) + RTE_PKTMBUF_HEADROOM)
86 /* number of pools (if user does not specify any, 16 by default */
87 static enum rte_eth_nb_pools num_pools = ETH_16_POOLS;
90 * RX and TX Prefetch, Host, and Write-back threshold values should be
91 * carefully set for optimal performance. Consult the network
92 * controller's datasheet and supporting DPDK documentation for guidance
93 * on how these parameters should be set.
95 /* Default configuration for rx and tx thresholds etc. */
96 static const struct rte_eth_rxconf rx_conf_default = {
105 * These default values are optimized for use with the Intel(R) 82599 10 GbE
106 * Controller and the DPDK ixgbe PMD. Consider using other values for other
107 * network controllers and/or network drivers.
109 static const struct rte_eth_txconf tx_conf_default = {
115 .tx_free_thresh = 0, /* Use PMD default values */
116 .tx_rs_thresh = 0, /* Use PMD default values */
119 /* empty vmdq+dcb configuration structure. Filled in programatically */
120 static const struct rte_eth_conf vmdq_dcb_conf_default = {
122 .mq_mode = ETH_MQ_RX_VMDQ_DCB,
124 .header_split = 0, /**< Header Split disabled */
125 .hw_ip_checksum = 0, /**< IP checksum offload disabled */
126 .hw_vlan_filter = 0, /**< VLAN filtering disabled */
127 .jumbo_frame = 0, /**< Jumbo Frame Support disabled */
130 .mq_mode = ETH_MQ_TX_NONE,
134 * should be overridden separately in code with
138 .nb_queue_pools = ETH_16_POOLS,
139 .enable_default_pool = 0,
142 .pool_map = {{0, 0},},
148 /* array used for printing out statistics */
149 volatile unsigned long rxPackets[ NUM_QUEUES ] = {0};
151 const uint16_t vlan_tags[] = {
152 0, 1, 2, 3, 4, 5, 6, 7,
153 8, 9, 10, 11, 12, 13, 14, 15,
154 16, 17, 18, 19, 20, 21, 22, 23,
155 24, 25, 26, 27, 28, 29, 30, 31
158 /* Builds up the correct configuration for vmdq+dcb based on the vlan tags array
159 * given above, and the number of traffic classes available for use. */
161 get_eth_conf(struct rte_eth_conf *eth_conf, enum rte_eth_nb_pools num_pools)
163 struct rte_eth_vmdq_dcb_conf conf;
166 if (num_pools != ETH_16_POOLS && num_pools != ETH_32_POOLS ) return -1;
168 conf.nb_queue_pools = num_pools;
169 conf.enable_default_pool = 0;
170 conf.default_pool = 0; /* set explicit value, even if not used */
171 conf.nb_pool_maps = sizeof( vlan_tags )/sizeof( vlan_tags[ 0 ]);
172 for (i = 0; i < conf.nb_pool_maps; i++){
173 conf.pool_map[i].vlan_id = vlan_tags[ i ];
174 conf.pool_map[i].pools = 1 << (i % num_pools);
176 for (i = 0; i < ETH_DCB_NUM_USER_PRIORITIES; i++){
177 conf.dcb_queue[i] = (uint8_t)(i % (NUM_QUEUES/num_pools));
179 (void)(rte_memcpy(eth_conf, &vmdq_dcb_conf_default, sizeof(*eth_conf)));
180 (void)(rte_memcpy(ð_conf->rx_adv_conf.vmdq_dcb_conf, &conf,
181 sizeof(eth_conf->rx_adv_conf.vmdq_dcb_conf)));
186 * Initialises a given port using global settings and with the rx buffers
187 * coming from the mbuf_pool passed as parameter
190 port_init(uint8_t port, struct rte_mempool *mbuf_pool)
192 struct rte_eth_conf port_conf;
193 const uint16_t rxRings = ETH_VMDQ_DCB_NUM_QUEUES,
194 txRings = (uint16_t)rte_lcore_count();
195 const uint16_t rxRingSize = 128, txRingSize = 512;
199 retval = get_eth_conf(&port_conf, num_pools);
203 if (port >= rte_eth_dev_count()) return -1;
205 retval = rte_eth_dev_configure(port, rxRings, txRings, &port_conf);
209 for (q = 0; q < rxRings; q ++) {
210 retval = rte_eth_rx_queue_setup(port, q, rxRingSize,
211 rte_eth_dev_socket_id(port), &rx_conf_default,
217 for (q = 0; q < txRings; q ++) {
218 retval = rte_eth_tx_queue_setup(port, q, txRingSize,
219 rte_eth_dev_socket_id(port), &tx_conf_default);
224 retval = rte_eth_dev_start(port);
228 struct ether_addr addr;
229 rte_eth_macaddr_get(port, &addr);
230 printf("Port %u MAC: %02"PRIx8" %02"PRIx8" %02"PRIx8
231 " %02"PRIx8" %02"PRIx8" %02"PRIx8"\n",
233 addr.addr_bytes[0], addr.addr_bytes[1], addr.addr_bytes[2],
234 addr.addr_bytes[3], addr.addr_bytes[4], addr.addr_bytes[5]);
239 /* Check num_pools parameter and set it if OK*/
241 vmdq_parse_num_pools(const char *q_arg)
246 /* parse number string */
247 n = strtol(q_arg, &end, 10);
248 if ((q_arg[0] == '\0') || (end == NULL) || (*end != '\0'))
250 if (n != 16 && n != 32)
253 num_pools = ETH_16_POOLS;
255 num_pools = ETH_32_POOLS;
262 vmdq_usage(const char *prgname)
264 printf("%s [EAL options] -- [-nb-pools NP]\n"
265 " -nb-pools NP: number of pools (16 default, 32)\n",
269 /* Parse the argument (num_pools) given in the command line of the application */
271 vmdq_parse_args(int argc, char **argv)
275 const char *prgname = argv[0];
277 static struct option long_option[] = {
278 {"nb-pools", required_argument, NULL, 0},
282 /* Parse command line */
283 while ((opt = getopt_long_only(argc, argv, "",long_option,&option_index)) != EOF) {
286 if (vmdq_parse_num_pools(optarg) == -1){
287 printf("invalid number of pools\n");
303 #ifndef RTE_EXEC_ENV_BAREMETAL
304 /* When we receive a HUP signal, print out our stats */
306 sighup_handler(int signum)
309 for (q = 0; q < NUM_QUEUES; q ++) {
310 if (q % (NUM_QUEUES/num_pools) == 0)
311 printf("\nPool %u: ", q/(NUM_QUEUES/num_pools));
312 printf("%lu ", rxPackets[ q ]);
314 printf("\nFinished handling signal %d\n", signum);
319 * Main thread that does the work, reading from INPUT_PORT
320 * and writing to OUTPUT_PORT
322 static __attribute__((noreturn)) int
323 lcore_main(void *arg)
325 const uintptr_t core_num = (uintptr_t)arg;
326 const unsigned num_cores = rte_lcore_count();
327 uint16_t startQueue = (uint16_t)(core_num * (NUM_QUEUES/num_cores));
328 uint16_t endQueue = (uint16_t)(startQueue + (NUM_QUEUES/num_cores));
331 printf("Core %u(lcore %u) reading queues %i-%i\n", (unsigned)core_num,
332 rte_lcore_id(), startQueue, endQueue - 1);
335 struct rte_mbuf *buf[32];
336 const uint16_t buf_size = sizeof(buf) / sizeof(buf[0]);
338 for (q = startQueue; q < endQueue; q++) {
339 const uint16_t rxCount = rte_eth_rx_burst(RX_PORT,
343 rxPackets[q] += rxCount;
345 const uint16_t txCount = rte_eth_tx_burst(TX_PORT,
346 (uint16_t)core_num, buf, rxCount);
347 if (txCount != rxCount) {
348 for (i = txCount; i < rxCount; i++)
349 rte_pktmbuf_free(buf[i]);
355 /* Main function, does initialisation and calls the per-lcore functions */
357 MAIN(int argc, char *argv[])
360 struct rte_mempool *mbuf_pool;
365 #ifndef RTE_EXEC_ENV_BAREMETAL
366 signal(SIGHUP, sighup_handler);
370 ret = rte_eal_init(argc, argv);
372 rte_exit(EXIT_FAILURE, "Error with EAL initialization\n");
376 /* parse app arguments */
377 ret = vmdq_parse_args(argc, argv);
379 rte_exit(EXIT_FAILURE, "Invalid VMDQ argument\n");
381 if (rte_ixgbe_pmd_init() != 0 ||
382 rte_eal_pci_probe() != 0)
383 rte_exit(EXIT_FAILURE, "Error with NIC driver initialization\n");
385 cores = rte_lcore_count();
386 if ((cores & (cores - 1)) != 0 || cores > 16) {
387 rte_exit(EXIT_FAILURE,
388 "This program can only run on 2,4,8 or 16 cores\n\n");
391 mbuf_pool = rte_mempool_create("MBUF_POOL", NUM_MBUFS,
392 MBUF_SIZE, MBUF_CACHE_SIZE,
393 sizeof(struct rte_pktmbuf_pool_private),
394 rte_pktmbuf_pool_init, NULL,
395 rte_pktmbuf_init, NULL,
397 if (mbuf_pool == NULL)
398 rte_exit(EXIT_FAILURE, "Cannot create mbuf pool\n");
400 if (port_init(RX_PORT, mbuf_pool) != 0 ||
401 port_init(TX_PORT, mbuf_pool) != 0)
402 rte_exit(EXIT_FAILURE, "Cannot initialize network ports\n");
404 /* call lcore_main() on every slave lcore */
406 RTE_LCORE_FOREACH_SLAVE(lcore_id) {
407 rte_eal_remote_launch(lcore_main, (void*)i++, lcore_id);
409 /* call on master too */
410 (void) lcore_main((void*)i);