4 * Copyright(c) 2015 RehiveTech. All rights reserved.
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions
10 * * Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * * Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in
14 * the documentation and/or other materials provided with the
16 * * Neither the name of RehiveTech nor the names of its
17 * contributors may be used to endorse or promote products derived
18 * from this software without specific prior written permission.
20 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
33 #ifndef _RTE_BYTEORDER_ARM_H_
34 #define _RTE_BYTEORDER_ARM_H_
36 #ifndef RTE_FORCE_INTRINSICS
37 # error Platform must be built with CONFIG_RTE_FORCE_INTRINSICS
44 #include "generic/rte_byteorder.h"
46 /* fix missing __builtin_bswap16 for gcc older then 4.8 */
47 #if !(__GNUC__ > 4 || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8))
49 static inline uint16_t rte_arch_bswap16(uint16_t _x)
51 register uint16_t x = _x;
53 asm volatile ("rev16 %0,%1"
60 #define rte_bswap16(x) ((uint16_t)(__builtin_constant_p(x) ? \
61 rte_constant_bswap16(x) : \
65 /* ARM architecture is bi-endian (both big and little). */
66 #if RTE_BYTE_ORDER == RTE_LITTLE_ENDIAN
68 #define rte_cpu_to_le_16(x) (x)
69 #define rte_cpu_to_le_32(x) (x)
70 #define rte_cpu_to_le_64(x) (x)
72 #define rte_cpu_to_be_16(x) rte_bswap16(x)
73 #define rte_cpu_to_be_32(x) rte_bswap32(x)
74 #define rte_cpu_to_be_64(x) rte_bswap64(x)
76 #define rte_le_to_cpu_16(x) (x)
77 #define rte_le_to_cpu_32(x) (x)
78 #define rte_le_to_cpu_64(x) (x)
80 #define rte_be_to_cpu_16(x) rte_bswap16(x)
81 #define rte_be_to_cpu_32(x) rte_bswap32(x)
82 #define rte_be_to_cpu_64(x) rte_bswap64(x)
84 #else /* RTE_BIG_ENDIAN */
86 #define rte_cpu_to_le_16(x) rte_bswap16(x)
87 #define rte_cpu_to_le_32(x) rte_bswap32(x)
88 #define rte_cpu_to_le_64(x) rte_bswap64(x)
90 #define rte_cpu_to_be_16(x) (x)
91 #define rte_cpu_to_be_32(x) (x)
92 #define rte_cpu_to_be_64(x) (x)
94 #define rte_le_to_cpu_16(x) rte_bswap16(x)
95 #define rte_le_to_cpu_32(x) rte_bswap32(x)
96 #define rte_le_to_cpu_64(x) rte_bswap64(x)
98 #define rte_be_to_cpu_16(x) (x)
99 #define rte_be_to_cpu_32(x) (x)
100 #define rte_be_to_cpu_64(x) (x)
107 #endif /* _RTE_BYTEORDER_ARM_H_ */