4 * Copyright(c) 2010-2017 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #include <sys/queue.h>
42 #include <netinet/in.h>
43 #include <rte_byteorder.h>
44 #include <rte_common.h>
45 #include <rte_cycles.h>
47 #include <rte_interrupts.h>
49 #include <rte_debug.h>
51 #include <rte_atomic.h>
52 #include <rte_branch_prediction.h>
53 #include <rte_memory.h>
54 #include <rte_memzone.h>
56 #include <rte_alarm.h>
57 #include <rte_ether.h>
58 #include <rte_ethdev.h>
59 #include <rte_ethdev_pci.h>
60 #include <rte_malloc.h>
61 #include <rte_random.h>
63 #include <rte_hash_crc.h>
65 #include "ixgbe_logs.h"
66 #include "base/ixgbe_api.h"
67 #include "base/ixgbe_vf.h"
68 #include "base/ixgbe_common.h"
69 #include "ixgbe_ethdev.h"
70 #include "ixgbe_bypass.h"
71 #include "ixgbe_rxtx.h"
72 #include "base/ixgbe_type.h"
73 #include "base/ixgbe_phy.h"
74 #include "ixgbe_regs.h"
77 * High threshold controlling when to start sending XOFF frames. Must be at
78 * least 8 bytes less than receive packet buffer size. This value is in units
81 #define IXGBE_FC_HI 0x80
84 * Low threshold controlling when to start sending XON frames. This value is
85 * in units of 1024 bytes.
87 #define IXGBE_FC_LO 0x40
89 /* Default minimum inter-interrupt interval for EITR configuration */
90 #define IXGBE_MIN_INTER_INTERRUPT_INTERVAL_DEFAULT 0x79E
92 /* Timer value included in XOFF frames. */
93 #define IXGBE_FC_PAUSE 0x680
95 #define IXGBE_LINK_DOWN_CHECK_TIMEOUT 4000 /* ms */
96 #define IXGBE_LINK_UP_CHECK_TIMEOUT 1000 /* ms */
97 #define IXGBE_VMDQ_NUM_UC_MAC 4096 /* Maximum nb. of UC MAC addr. */
99 #define IXGBE_MMW_SIZE_DEFAULT 0x4
100 #define IXGBE_MMW_SIZE_JUMBO_FRAME 0x14
101 #define IXGBE_MAX_RING_DESC 4096 /* replicate define from rxtx */
104 * Default values for RX/TX configuration
106 #define IXGBE_DEFAULT_RX_FREE_THRESH 32
107 #define IXGBE_DEFAULT_RX_PTHRESH 8
108 #define IXGBE_DEFAULT_RX_HTHRESH 8
109 #define IXGBE_DEFAULT_RX_WTHRESH 0
111 #define IXGBE_DEFAULT_TX_FREE_THRESH 32
112 #define IXGBE_DEFAULT_TX_PTHRESH 32
113 #define IXGBE_DEFAULT_TX_HTHRESH 0
114 #define IXGBE_DEFAULT_TX_WTHRESH 0
115 #define IXGBE_DEFAULT_TX_RSBIT_THRESH 32
117 /* Bit shift and mask */
118 #define IXGBE_4_BIT_WIDTH (CHAR_BIT / 2)
119 #define IXGBE_4_BIT_MASK RTE_LEN2MASK(IXGBE_4_BIT_WIDTH, uint8_t)
120 #define IXGBE_8_BIT_WIDTH CHAR_BIT
121 #define IXGBE_8_BIT_MASK UINT8_MAX
123 #define IXGBEVF_PMD_NAME "rte_ixgbevf_pmd" /* PMD name */
125 #define IXGBE_QUEUE_STAT_COUNTERS (sizeof(hw_stats->qprc) / sizeof(hw_stats->qprc[0]))
127 #define IXGBE_HKEY_MAX_INDEX 10
129 /* Additional timesync values. */
130 #define NSEC_PER_SEC 1000000000L
131 #define IXGBE_INCVAL_10GB 0x66666666
132 #define IXGBE_INCVAL_1GB 0x40000000
133 #define IXGBE_INCVAL_100 0x50000000
134 #define IXGBE_INCVAL_SHIFT_10GB 28
135 #define IXGBE_INCVAL_SHIFT_1GB 24
136 #define IXGBE_INCVAL_SHIFT_100 21
137 #define IXGBE_INCVAL_SHIFT_82599 7
138 #define IXGBE_INCPER_SHIFT_82599 24
140 #define IXGBE_CYCLECOUNTER_MASK 0xffffffffffffffffULL
142 #define IXGBE_VT_CTL_POOLING_MODE_MASK 0x00030000
143 #define IXGBE_VT_CTL_POOLING_MODE_ETAG 0x00010000
144 #define DEFAULT_ETAG_ETYPE 0x893f
145 #define IXGBE_ETAG_ETYPE 0x00005084
146 #define IXGBE_ETAG_ETYPE_MASK 0x0000ffff
147 #define IXGBE_ETAG_ETYPE_VALID 0x80000000
148 #define IXGBE_RAH_ADTYPE 0x40000000
149 #define IXGBE_RAL_ETAG_FILTER_MASK 0x00003fff
150 #define IXGBE_VMVIR_TAGA_MASK 0x18000000
151 #define IXGBE_VMVIR_TAGA_ETAG_INSERT 0x08000000
152 #define IXGBE_VMTIR(_i) (0x00017000 + ((_i) * 4)) /* 64 of these (0-63) */
153 #define IXGBE_QDE_STRIP_TAG 0x00000004
154 #define IXGBE_VTEICR_MASK 0x07
156 #define IXGBE_EXVET_VET_EXT_SHIFT 16
157 #define IXGBE_DMATXCTL_VT_MASK 0xFFFF0000
159 static int eth_ixgbe_dev_init(struct rte_eth_dev *eth_dev);
160 static int eth_ixgbe_dev_uninit(struct rte_eth_dev *eth_dev);
161 static int ixgbe_fdir_filter_init(struct rte_eth_dev *eth_dev);
162 static int ixgbe_fdir_filter_uninit(struct rte_eth_dev *eth_dev);
163 static int ixgbe_l2_tn_filter_init(struct rte_eth_dev *eth_dev);
164 static int ixgbe_l2_tn_filter_uninit(struct rte_eth_dev *eth_dev);
165 static int ixgbe_ntuple_filter_uninit(struct rte_eth_dev *eth_dev);
166 static int ixgbe_dev_configure(struct rte_eth_dev *dev);
167 static int ixgbe_dev_start(struct rte_eth_dev *dev);
168 static void ixgbe_dev_stop(struct rte_eth_dev *dev);
169 static int ixgbe_dev_set_link_up(struct rte_eth_dev *dev);
170 static int ixgbe_dev_set_link_down(struct rte_eth_dev *dev);
171 static void ixgbe_dev_close(struct rte_eth_dev *dev);
172 static int ixgbe_dev_reset(struct rte_eth_dev *dev);
173 static void ixgbe_dev_promiscuous_enable(struct rte_eth_dev *dev);
174 static void ixgbe_dev_promiscuous_disable(struct rte_eth_dev *dev);
175 static void ixgbe_dev_allmulticast_enable(struct rte_eth_dev *dev);
176 static void ixgbe_dev_allmulticast_disable(struct rte_eth_dev *dev);
177 static int ixgbe_dev_link_update(struct rte_eth_dev *dev,
178 int wait_to_complete);
179 static void ixgbe_dev_stats_get(struct rte_eth_dev *dev,
180 struct rte_eth_stats *stats);
181 static int ixgbe_dev_xstats_get(struct rte_eth_dev *dev,
182 struct rte_eth_xstat *xstats, unsigned n);
183 static int ixgbevf_dev_xstats_get(struct rte_eth_dev *dev,
184 struct rte_eth_xstat *xstats, unsigned n);
186 ixgbe_dev_xstats_get_by_id(struct rte_eth_dev *dev, const uint64_t *ids,
187 uint64_t *values, unsigned int n);
188 static void ixgbe_dev_stats_reset(struct rte_eth_dev *dev);
189 static void ixgbe_dev_xstats_reset(struct rte_eth_dev *dev);
190 static int ixgbe_dev_xstats_get_names(struct rte_eth_dev *dev,
191 struct rte_eth_xstat_name *xstats_names,
193 static int ixgbevf_dev_xstats_get_names(struct rte_eth_dev *dev,
194 struct rte_eth_xstat_name *xstats_names, unsigned limit);
195 static int ixgbe_dev_xstats_get_names_by_id(
196 struct rte_eth_dev *dev,
197 struct rte_eth_xstat_name *xstats_names,
200 static int ixgbe_dev_queue_stats_mapping_set(struct rte_eth_dev *eth_dev,
204 static int ixgbe_fw_version_get(struct rte_eth_dev *dev, char *fw_version,
206 static void ixgbe_dev_info_get(struct rte_eth_dev *dev,
207 struct rte_eth_dev_info *dev_info);
208 static const uint32_t *ixgbe_dev_supported_ptypes_get(struct rte_eth_dev *dev);
209 static void ixgbevf_dev_info_get(struct rte_eth_dev *dev,
210 struct rte_eth_dev_info *dev_info);
211 static int ixgbe_dev_mtu_set(struct rte_eth_dev *dev, uint16_t mtu);
213 static int ixgbe_vlan_filter_set(struct rte_eth_dev *dev,
214 uint16_t vlan_id, int on);
215 static int ixgbe_vlan_tpid_set(struct rte_eth_dev *dev,
216 enum rte_vlan_type vlan_type,
218 static void ixgbe_vlan_hw_strip_bitmap_set(struct rte_eth_dev *dev,
219 uint16_t queue, bool on);
220 static void ixgbe_vlan_strip_queue_set(struct rte_eth_dev *dev, uint16_t queue,
222 static void ixgbe_vlan_offload_set(struct rte_eth_dev *dev, int mask);
223 static void ixgbe_vlan_hw_strip_enable(struct rte_eth_dev *dev, uint16_t queue);
224 static void ixgbe_vlan_hw_strip_disable(struct rte_eth_dev *dev, uint16_t queue);
225 static void ixgbe_vlan_hw_extend_enable(struct rte_eth_dev *dev);
226 static void ixgbe_vlan_hw_extend_disable(struct rte_eth_dev *dev);
228 static int ixgbe_dev_led_on(struct rte_eth_dev *dev);
229 static int ixgbe_dev_led_off(struct rte_eth_dev *dev);
230 static int ixgbe_flow_ctrl_get(struct rte_eth_dev *dev,
231 struct rte_eth_fc_conf *fc_conf);
232 static int ixgbe_flow_ctrl_set(struct rte_eth_dev *dev,
233 struct rte_eth_fc_conf *fc_conf);
234 static int ixgbe_priority_flow_ctrl_set(struct rte_eth_dev *dev,
235 struct rte_eth_pfc_conf *pfc_conf);
236 static int ixgbe_dev_rss_reta_update(struct rte_eth_dev *dev,
237 struct rte_eth_rss_reta_entry64 *reta_conf,
239 static int ixgbe_dev_rss_reta_query(struct rte_eth_dev *dev,
240 struct rte_eth_rss_reta_entry64 *reta_conf,
242 static void ixgbe_dev_link_status_print(struct rte_eth_dev *dev);
243 static int ixgbe_dev_lsc_interrupt_setup(struct rte_eth_dev *dev, uint8_t on);
244 static int ixgbe_dev_macsec_interrupt_setup(struct rte_eth_dev *dev);
245 static int ixgbe_dev_rxq_interrupt_setup(struct rte_eth_dev *dev);
246 static int ixgbe_dev_interrupt_get_status(struct rte_eth_dev *dev);
247 static int ixgbe_dev_interrupt_action(struct rte_eth_dev *dev,
248 struct rte_intr_handle *handle);
249 static void ixgbe_dev_interrupt_handler(void *param);
250 static void ixgbe_dev_interrupt_delayed_handler(void *param);
251 static int ixgbe_add_rar(struct rte_eth_dev *dev, struct ether_addr *mac_addr,
252 uint32_t index, uint32_t pool);
253 static void ixgbe_remove_rar(struct rte_eth_dev *dev, uint32_t index);
254 static void ixgbe_set_default_mac_addr(struct rte_eth_dev *dev,
255 struct ether_addr *mac_addr);
256 static void ixgbe_dcb_init(struct ixgbe_hw *hw, struct ixgbe_dcb_config *dcb_config);
257 static bool is_device_supported(struct rte_eth_dev *dev,
258 struct rte_pci_driver *drv);
260 /* For Virtual Function support */
261 static int eth_ixgbevf_dev_init(struct rte_eth_dev *eth_dev);
262 static int eth_ixgbevf_dev_uninit(struct rte_eth_dev *eth_dev);
263 static int ixgbevf_dev_configure(struct rte_eth_dev *dev);
264 static int ixgbevf_dev_start(struct rte_eth_dev *dev);
265 static int ixgbevf_dev_link_update(struct rte_eth_dev *dev,
266 int wait_to_complete);
267 static void ixgbevf_dev_stop(struct rte_eth_dev *dev);
268 static void ixgbevf_dev_close(struct rte_eth_dev *dev);
269 static int ixgbevf_dev_reset(struct rte_eth_dev *dev);
270 static void ixgbevf_intr_disable(struct ixgbe_hw *hw);
271 static void ixgbevf_intr_enable(struct ixgbe_hw *hw);
272 static void ixgbevf_dev_stats_get(struct rte_eth_dev *dev,
273 struct rte_eth_stats *stats);
274 static void ixgbevf_dev_stats_reset(struct rte_eth_dev *dev);
275 static int ixgbevf_vlan_filter_set(struct rte_eth_dev *dev,
276 uint16_t vlan_id, int on);
277 static void ixgbevf_vlan_strip_queue_set(struct rte_eth_dev *dev,
278 uint16_t queue, int on);
279 static void ixgbevf_vlan_offload_set(struct rte_eth_dev *dev, int mask);
280 static void ixgbevf_set_vfta_all(struct rte_eth_dev *dev, bool on);
281 static int ixgbevf_dev_rx_queue_intr_enable(struct rte_eth_dev *dev,
283 static int ixgbevf_dev_rx_queue_intr_disable(struct rte_eth_dev *dev,
285 static void ixgbevf_set_ivar_map(struct ixgbe_hw *hw, int8_t direction,
286 uint8_t queue, uint8_t msix_vector);
287 static void ixgbevf_configure_msix(struct rte_eth_dev *dev);
288 static void ixgbevf_dev_allmulticast_enable(struct rte_eth_dev *dev);
289 static void ixgbevf_dev_allmulticast_disable(struct rte_eth_dev *dev);
291 /* For Eth VMDQ APIs support */
292 static int ixgbe_uc_hash_table_set(struct rte_eth_dev *dev, struct
293 ether_addr * mac_addr, uint8_t on);
294 static int ixgbe_uc_all_hash_table_set(struct rte_eth_dev *dev, uint8_t on);
295 static int ixgbe_mirror_rule_set(struct rte_eth_dev *dev,
296 struct rte_eth_mirror_conf *mirror_conf,
297 uint8_t rule_id, uint8_t on);
298 static int ixgbe_mirror_rule_reset(struct rte_eth_dev *dev,
300 static int ixgbe_dev_rx_queue_intr_enable(struct rte_eth_dev *dev,
302 static int ixgbe_dev_rx_queue_intr_disable(struct rte_eth_dev *dev,
304 static void ixgbe_set_ivar_map(struct ixgbe_hw *hw, int8_t direction,
305 uint8_t queue, uint8_t msix_vector);
306 static void ixgbe_configure_msix(struct rte_eth_dev *dev);
308 static int ixgbevf_add_mac_addr(struct rte_eth_dev *dev,
309 struct ether_addr *mac_addr,
310 uint32_t index, uint32_t pool);
311 static void ixgbevf_remove_mac_addr(struct rte_eth_dev *dev, uint32_t index);
312 static void ixgbevf_set_default_mac_addr(struct rte_eth_dev *dev,
313 struct ether_addr *mac_addr);
314 static int ixgbe_syn_filter_get(struct rte_eth_dev *dev,
315 struct rte_eth_syn_filter *filter);
316 static int ixgbe_syn_filter_handle(struct rte_eth_dev *dev,
317 enum rte_filter_op filter_op,
319 static int ixgbe_add_5tuple_filter(struct rte_eth_dev *dev,
320 struct ixgbe_5tuple_filter *filter);
321 static void ixgbe_remove_5tuple_filter(struct rte_eth_dev *dev,
322 struct ixgbe_5tuple_filter *filter);
323 static int ixgbe_ntuple_filter_handle(struct rte_eth_dev *dev,
324 enum rte_filter_op filter_op,
326 static int ixgbe_get_ntuple_filter(struct rte_eth_dev *dev,
327 struct rte_eth_ntuple_filter *filter);
328 static int ixgbe_ethertype_filter_handle(struct rte_eth_dev *dev,
329 enum rte_filter_op filter_op,
331 static int ixgbe_get_ethertype_filter(struct rte_eth_dev *dev,
332 struct rte_eth_ethertype_filter *filter);
333 static int ixgbe_dev_filter_ctrl(struct rte_eth_dev *dev,
334 enum rte_filter_type filter_type,
335 enum rte_filter_op filter_op,
337 static int ixgbevf_dev_set_mtu(struct rte_eth_dev *dev, uint16_t mtu);
339 static int ixgbe_dev_set_mc_addr_list(struct rte_eth_dev *dev,
340 struct ether_addr *mc_addr_set,
341 uint32_t nb_mc_addr);
342 static int ixgbe_dev_get_dcb_info(struct rte_eth_dev *dev,
343 struct rte_eth_dcb_info *dcb_info);
345 static int ixgbe_get_reg_length(struct rte_eth_dev *dev);
346 static int ixgbe_get_regs(struct rte_eth_dev *dev,
347 struct rte_dev_reg_info *regs);
348 static int ixgbe_get_eeprom_length(struct rte_eth_dev *dev);
349 static int ixgbe_get_eeprom(struct rte_eth_dev *dev,
350 struct rte_dev_eeprom_info *eeprom);
351 static int ixgbe_set_eeprom(struct rte_eth_dev *dev,
352 struct rte_dev_eeprom_info *eeprom);
354 static int ixgbevf_get_reg_length(struct rte_eth_dev *dev);
355 static int ixgbevf_get_regs(struct rte_eth_dev *dev,
356 struct rte_dev_reg_info *regs);
358 static int ixgbe_timesync_enable(struct rte_eth_dev *dev);
359 static int ixgbe_timesync_disable(struct rte_eth_dev *dev);
360 static int ixgbe_timesync_read_rx_timestamp(struct rte_eth_dev *dev,
361 struct timespec *timestamp,
363 static int ixgbe_timesync_read_tx_timestamp(struct rte_eth_dev *dev,
364 struct timespec *timestamp);
365 static int ixgbe_timesync_adjust_time(struct rte_eth_dev *dev, int64_t delta);
366 static int ixgbe_timesync_read_time(struct rte_eth_dev *dev,
367 struct timespec *timestamp);
368 static int ixgbe_timesync_write_time(struct rte_eth_dev *dev,
369 const struct timespec *timestamp);
370 static void ixgbevf_dev_interrupt_handler(void *param);
372 static int ixgbe_dev_l2_tunnel_eth_type_conf
373 (struct rte_eth_dev *dev, struct rte_eth_l2_tunnel_conf *l2_tunnel);
374 static int ixgbe_dev_l2_tunnel_offload_set
375 (struct rte_eth_dev *dev,
376 struct rte_eth_l2_tunnel_conf *l2_tunnel,
379 static int ixgbe_dev_l2_tunnel_filter_handle(struct rte_eth_dev *dev,
380 enum rte_filter_op filter_op,
383 static int ixgbe_dev_udp_tunnel_port_add(struct rte_eth_dev *dev,
384 struct rte_eth_udp_tunnel *udp_tunnel);
385 static int ixgbe_dev_udp_tunnel_port_del(struct rte_eth_dev *dev,
386 struct rte_eth_udp_tunnel *udp_tunnel);
387 static int ixgbe_filter_restore(struct rte_eth_dev *dev);
388 static void ixgbe_l2_tunnel_conf(struct rte_eth_dev *dev);
391 * Define VF Stats MACRO for Non "cleared on read" register
393 #define UPDATE_VF_STAT(reg, last, cur) \
395 uint32_t latest = IXGBE_READ_REG(hw, reg); \
396 cur += (latest - last) & UINT_MAX; \
400 #define UPDATE_VF_STAT_36BIT(lsb, msb, last, cur) \
402 u64 new_lsb = IXGBE_READ_REG(hw, lsb); \
403 u64 new_msb = IXGBE_READ_REG(hw, msb); \
404 u64 latest = ((new_msb << 32) | new_lsb); \
405 cur += (0x1000000000LL + latest - last) & 0xFFFFFFFFFLL; \
409 #define IXGBE_SET_HWSTRIP(h, q) do {\
410 uint32_t idx = (q) / (sizeof((h)->bitmap[0]) * NBBY); \
411 uint32_t bit = (q) % (sizeof((h)->bitmap[0]) * NBBY); \
412 (h)->bitmap[idx] |= 1 << bit;\
415 #define IXGBE_CLEAR_HWSTRIP(h, q) do {\
416 uint32_t idx = (q) / (sizeof((h)->bitmap[0]) * NBBY); \
417 uint32_t bit = (q) % (sizeof((h)->bitmap[0]) * NBBY); \
418 (h)->bitmap[idx] &= ~(1 << bit);\
421 #define IXGBE_GET_HWSTRIP(h, q, r) do {\
422 uint32_t idx = (q) / (sizeof((h)->bitmap[0]) * NBBY); \
423 uint32_t bit = (q) % (sizeof((h)->bitmap[0]) * NBBY); \
424 (r) = (h)->bitmap[idx] >> bit & 1;\
428 * The set of PCI devices this driver supports
430 static const struct rte_pci_id pci_id_ixgbe_map[] = {
431 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598) },
432 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598_BX) },
433 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598AF_DUAL_PORT) },
434 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598AF_SINGLE_PORT) },
435 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598AT) },
436 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598AT2) },
437 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598EB_SFP_LOM) },
438 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598EB_CX4) },
439 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598_CX4_DUAL_PORT) },
440 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598_DA_DUAL_PORT) },
441 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM) },
442 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598EB_XF_LR) },
443 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_KX4) },
444 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_KX4_MEZZ) },
445 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_KR) },
446 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_COMBO_BACKPLANE) },
447 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_CX4) },
448 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP) },
449 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_BACKPLANE_FCOE) },
450 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP_FCOE) },
451 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP_EM) },
452 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP_SF2) },
453 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP_SF_QP) },
454 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_QSFP_SF_QP) },
455 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599EN_SFP) },
456 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_XAUI_LOM) },
457 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_T3_LOM) },
458 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_LS) },
459 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X540T) },
460 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X540T1) },
461 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_SFP) },
462 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_10G_T) },
463 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_1G_T) },
464 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550T) },
465 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550T1) },
466 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_KR) },
467 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_KR_L) },
468 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_SFP_N) },
469 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_SGMII) },
470 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_SGMII_L) },
471 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_10G_T) },
472 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_QSFP) },
473 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_QSFP_N) },
474 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_SFP) },
475 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_1G_T) },
476 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_1G_T_L) },
477 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_KX4) },
478 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_KR) },
479 #ifdef RTE_LIBRTE_IXGBE_BYPASS
480 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_BYPASS) },
482 { .vendor_id = 0, /* sentinel */ },
486 * The set of PCI devices this driver supports (for 82599 VF)
488 static const struct rte_pci_id pci_id_ixgbevf_map[] = {
489 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_VF) },
490 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_VF_HV) },
491 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X540_VF) },
492 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X540_VF_HV) },
493 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550_VF_HV) },
494 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550_VF) },
495 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_VF) },
496 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_VF_HV) },
497 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_VF) },
498 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_VF_HV) },
499 { .vendor_id = 0, /* sentinel */ },
502 static const struct rte_eth_desc_lim rx_desc_lim = {
503 .nb_max = IXGBE_MAX_RING_DESC,
504 .nb_min = IXGBE_MIN_RING_DESC,
505 .nb_align = IXGBE_RXD_ALIGN,
508 static const struct rte_eth_desc_lim tx_desc_lim = {
509 .nb_max = IXGBE_MAX_RING_DESC,
510 .nb_min = IXGBE_MIN_RING_DESC,
511 .nb_align = IXGBE_TXD_ALIGN,
512 .nb_seg_max = IXGBE_TX_MAX_SEG,
513 .nb_mtu_seg_max = IXGBE_TX_MAX_SEG,
516 static const struct eth_dev_ops ixgbe_eth_dev_ops = {
517 .dev_configure = ixgbe_dev_configure,
518 .dev_start = ixgbe_dev_start,
519 .dev_stop = ixgbe_dev_stop,
520 .dev_set_link_up = ixgbe_dev_set_link_up,
521 .dev_set_link_down = ixgbe_dev_set_link_down,
522 .dev_close = ixgbe_dev_close,
523 .dev_reset = ixgbe_dev_reset,
524 .promiscuous_enable = ixgbe_dev_promiscuous_enable,
525 .promiscuous_disable = ixgbe_dev_promiscuous_disable,
526 .allmulticast_enable = ixgbe_dev_allmulticast_enable,
527 .allmulticast_disable = ixgbe_dev_allmulticast_disable,
528 .link_update = ixgbe_dev_link_update,
529 .stats_get = ixgbe_dev_stats_get,
530 .xstats_get = ixgbe_dev_xstats_get,
531 .xstats_get_by_id = ixgbe_dev_xstats_get_by_id,
532 .stats_reset = ixgbe_dev_stats_reset,
533 .xstats_reset = ixgbe_dev_xstats_reset,
534 .xstats_get_names = ixgbe_dev_xstats_get_names,
535 .xstats_get_names_by_id = ixgbe_dev_xstats_get_names_by_id,
536 .queue_stats_mapping_set = ixgbe_dev_queue_stats_mapping_set,
537 .fw_version_get = ixgbe_fw_version_get,
538 .dev_infos_get = ixgbe_dev_info_get,
539 .dev_supported_ptypes_get = ixgbe_dev_supported_ptypes_get,
540 .mtu_set = ixgbe_dev_mtu_set,
541 .vlan_filter_set = ixgbe_vlan_filter_set,
542 .vlan_tpid_set = ixgbe_vlan_tpid_set,
543 .vlan_offload_set = ixgbe_vlan_offload_set,
544 .vlan_strip_queue_set = ixgbe_vlan_strip_queue_set,
545 .rx_queue_start = ixgbe_dev_rx_queue_start,
546 .rx_queue_stop = ixgbe_dev_rx_queue_stop,
547 .tx_queue_start = ixgbe_dev_tx_queue_start,
548 .tx_queue_stop = ixgbe_dev_tx_queue_stop,
549 .rx_queue_setup = ixgbe_dev_rx_queue_setup,
550 .rx_queue_intr_enable = ixgbe_dev_rx_queue_intr_enable,
551 .rx_queue_intr_disable = ixgbe_dev_rx_queue_intr_disable,
552 .rx_queue_release = ixgbe_dev_rx_queue_release,
553 .rx_queue_count = ixgbe_dev_rx_queue_count,
554 .rx_descriptor_done = ixgbe_dev_rx_descriptor_done,
555 .rx_descriptor_status = ixgbe_dev_rx_descriptor_status,
556 .tx_descriptor_status = ixgbe_dev_tx_descriptor_status,
557 .tx_queue_setup = ixgbe_dev_tx_queue_setup,
558 .tx_queue_release = ixgbe_dev_tx_queue_release,
559 .dev_led_on = ixgbe_dev_led_on,
560 .dev_led_off = ixgbe_dev_led_off,
561 .flow_ctrl_get = ixgbe_flow_ctrl_get,
562 .flow_ctrl_set = ixgbe_flow_ctrl_set,
563 .priority_flow_ctrl_set = ixgbe_priority_flow_ctrl_set,
564 .mac_addr_add = ixgbe_add_rar,
565 .mac_addr_remove = ixgbe_remove_rar,
566 .mac_addr_set = ixgbe_set_default_mac_addr,
567 .uc_hash_table_set = ixgbe_uc_hash_table_set,
568 .uc_all_hash_table_set = ixgbe_uc_all_hash_table_set,
569 .mirror_rule_set = ixgbe_mirror_rule_set,
570 .mirror_rule_reset = ixgbe_mirror_rule_reset,
571 .set_queue_rate_limit = ixgbe_set_queue_rate_limit,
572 .reta_update = ixgbe_dev_rss_reta_update,
573 .reta_query = ixgbe_dev_rss_reta_query,
574 .rss_hash_update = ixgbe_dev_rss_hash_update,
575 .rss_hash_conf_get = ixgbe_dev_rss_hash_conf_get,
576 .filter_ctrl = ixgbe_dev_filter_ctrl,
577 .set_mc_addr_list = ixgbe_dev_set_mc_addr_list,
578 .rxq_info_get = ixgbe_rxq_info_get,
579 .txq_info_get = ixgbe_txq_info_get,
580 .timesync_enable = ixgbe_timesync_enable,
581 .timesync_disable = ixgbe_timesync_disable,
582 .timesync_read_rx_timestamp = ixgbe_timesync_read_rx_timestamp,
583 .timesync_read_tx_timestamp = ixgbe_timesync_read_tx_timestamp,
584 .get_reg = ixgbe_get_regs,
585 .get_eeprom_length = ixgbe_get_eeprom_length,
586 .get_eeprom = ixgbe_get_eeprom,
587 .set_eeprom = ixgbe_set_eeprom,
588 .get_dcb_info = ixgbe_dev_get_dcb_info,
589 .timesync_adjust_time = ixgbe_timesync_adjust_time,
590 .timesync_read_time = ixgbe_timesync_read_time,
591 .timesync_write_time = ixgbe_timesync_write_time,
592 .l2_tunnel_eth_type_conf = ixgbe_dev_l2_tunnel_eth_type_conf,
593 .l2_tunnel_offload_set = ixgbe_dev_l2_tunnel_offload_set,
594 .udp_tunnel_port_add = ixgbe_dev_udp_tunnel_port_add,
595 .udp_tunnel_port_del = ixgbe_dev_udp_tunnel_port_del,
596 .tm_ops_get = ixgbe_tm_ops_get,
600 * dev_ops for virtual function, bare necessities for basic vf
601 * operation have been implemented
603 static const struct eth_dev_ops ixgbevf_eth_dev_ops = {
604 .dev_configure = ixgbevf_dev_configure,
605 .dev_start = ixgbevf_dev_start,
606 .dev_stop = ixgbevf_dev_stop,
607 .link_update = ixgbevf_dev_link_update,
608 .stats_get = ixgbevf_dev_stats_get,
609 .xstats_get = ixgbevf_dev_xstats_get,
610 .stats_reset = ixgbevf_dev_stats_reset,
611 .xstats_reset = ixgbevf_dev_stats_reset,
612 .xstats_get_names = ixgbevf_dev_xstats_get_names,
613 .dev_close = ixgbevf_dev_close,
614 .dev_reset = ixgbevf_dev_reset,
615 .allmulticast_enable = ixgbevf_dev_allmulticast_enable,
616 .allmulticast_disable = ixgbevf_dev_allmulticast_disable,
617 .dev_infos_get = ixgbevf_dev_info_get,
618 .dev_supported_ptypes_get = ixgbe_dev_supported_ptypes_get,
619 .mtu_set = ixgbevf_dev_set_mtu,
620 .vlan_filter_set = ixgbevf_vlan_filter_set,
621 .vlan_strip_queue_set = ixgbevf_vlan_strip_queue_set,
622 .vlan_offload_set = ixgbevf_vlan_offload_set,
623 .rx_queue_setup = ixgbe_dev_rx_queue_setup,
624 .rx_queue_release = ixgbe_dev_rx_queue_release,
625 .rx_descriptor_done = ixgbe_dev_rx_descriptor_done,
626 .rx_descriptor_status = ixgbe_dev_rx_descriptor_status,
627 .tx_descriptor_status = ixgbe_dev_tx_descriptor_status,
628 .tx_queue_setup = ixgbe_dev_tx_queue_setup,
629 .tx_queue_release = ixgbe_dev_tx_queue_release,
630 .rx_queue_intr_enable = ixgbevf_dev_rx_queue_intr_enable,
631 .rx_queue_intr_disable = ixgbevf_dev_rx_queue_intr_disable,
632 .mac_addr_add = ixgbevf_add_mac_addr,
633 .mac_addr_remove = ixgbevf_remove_mac_addr,
634 .set_mc_addr_list = ixgbe_dev_set_mc_addr_list,
635 .rxq_info_get = ixgbe_rxq_info_get,
636 .txq_info_get = ixgbe_txq_info_get,
637 .mac_addr_set = ixgbevf_set_default_mac_addr,
638 .get_reg = ixgbevf_get_regs,
639 .reta_update = ixgbe_dev_rss_reta_update,
640 .reta_query = ixgbe_dev_rss_reta_query,
641 .rss_hash_update = ixgbe_dev_rss_hash_update,
642 .rss_hash_conf_get = ixgbe_dev_rss_hash_conf_get,
645 /* store statistics names and its offset in stats structure */
646 struct rte_ixgbe_xstats_name_off {
647 char name[RTE_ETH_XSTATS_NAME_SIZE];
651 static const struct rte_ixgbe_xstats_name_off rte_ixgbe_stats_strings[] = {
652 {"rx_crc_errors", offsetof(struct ixgbe_hw_stats, crcerrs)},
653 {"rx_illegal_byte_errors", offsetof(struct ixgbe_hw_stats, illerrc)},
654 {"rx_error_bytes", offsetof(struct ixgbe_hw_stats, errbc)},
655 {"mac_local_errors", offsetof(struct ixgbe_hw_stats, mlfc)},
656 {"mac_remote_errors", offsetof(struct ixgbe_hw_stats, mrfc)},
657 {"rx_length_errors", offsetof(struct ixgbe_hw_stats, rlec)},
658 {"tx_xon_packets", offsetof(struct ixgbe_hw_stats, lxontxc)},
659 {"rx_xon_packets", offsetof(struct ixgbe_hw_stats, lxonrxc)},
660 {"tx_xoff_packets", offsetof(struct ixgbe_hw_stats, lxofftxc)},
661 {"rx_xoff_packets", offsetof(struct ixgbe_hw_stats, lxoffrxc)},
662 {"rx_size_64_packets", offsetof(struct ixgbe_hw_stats, prc64)},
663 {"rx_size_65_to_127_packets", offsetof(struct ixgbe_hw_stats, prc127)},
664 {"rx_size_128_to_255_packets", offsetof(struct ixgbe_hw_stats, prc255)},
665 {"rx_size_256_to_511_packets", offsetof(struct ixgbe_hw_stats, prc511)},
666 {"rx_size_512_to_1023_packets", offsetof(struct ixgbe_hw_stats,
668 {"rx_size_1024_to_max_packets", offsetof(struct ixgbe_hw_stats,
670 {"rx_broadcast_packets", offsetof(struct ixgbe_hw_stats, bprc)},
671 {"rx_multicast_packets", offsetof(struct ixgbe_hw_stats, mprc)},
672 {"rx_fragment_errors", offsetof(struct ixgbe_hw_stats, rfc)},
673 {"rx_undersize_errors", offsetof(struct ixgbe_hw_stats, ruc)},
674 {"rx_oversize_errors", offsetof(struct ixgbe_hw_stats, roc)},
675 {"rx_jabber_errors", offsetof(struct ixgbe_hw_stats, rjc)},
676 {"rx_management_packets", offsetof(struct ixgbe_hw_stats, mngprc)},
677 {"rx_management_dropped", offsetof(struct ixgbe_hw_stats, mngpdc)},
678 {"tx_management_packets", offsetof(struct ixgbe_hw_stats, mngptc)},
679 {"rx_total_packets", offsetof(struct ixgbe_hw_stats, tpr)},
680 {"rx_total_bytes", offsetof(struct ixgbe_hw_stats, tor)},
681 {"tx_total_packets", offsetof(struct ixgbe_hw_stats, tpt)},
682 {"tx_size_64_packets", offsetof(struct ixgbe_hw_stats, ptc64)},
683 {"tx_size_65_to_127_packets", offsetof(struct ixgbe_hw_stats, ptc127)},
684 {"tx_size_128_to_255_packets", offsetof(struct ixgbe_hw_stats, ptc255)},
685 {"tx_size_256_to_511_packets", offsetof(struct ixgbe_hw_stats, ptc511)},
686 {"tx_size_512_to_1023_packets", offsetof(struct ixgbe_hw_stats,
688 {"tx_size_1024_to_max_packets", offsetof(struct ixgbe_hw_stats,
690 {"tx_multicast_packets", offsetof(struct ixgbe_hw_stats, mptc)},
691 {"tx_broadcast_packets", offsetof(struct ixgbe_hw_stats, bptc)},
692 {"rx_mac_short_packet_dropped", offsetof(struct ixgbe_hw_stats, mspdc)},
693 {"rx_l3_l4_xsum_error", offsetof(struct ixgbe_hw_stats, xec)},
695 {"flow_director_added_filters", offsetof(struct ixgbe_hw_stats,
697 {"flow_director_removed_filters", offsetof(struct ixgbe_hw_stats,
699 {"flow_director_filter_add_errors", offsetof(struct ixgbe_hw_stats,
701 {"flow_director_filter_remove_errors", offsetof(struct ixgbe_hw_stats,
703 {"flow_director_matched_filters", offsetof(struct ixgbe_hw_stats,
705 {"flow_director_missed_filters", offsetof(struct ixgbe_hw_stats,
708 {"rx_fcoe_crc_errors", offsetof(struct ixgbe_hw_stats, fccrc)},
709 {"rx_fcoe_dropped", offsetof(struct ixgbe_hw_stats, fcoerpdc)},
710 {"rx_fcoe_mbuf_allocation_errors", offsetof(struct ixgbe_hw_stats,
712 {"rx_fcoe_packets", offsetof(struct ixgbe_hw_stats, fcoeprc)},
713 {"tx_fcoe_packets", offsetof(struct ixgbe_hw_stats, fcoeptc)},
714 {"rx_fcoe_bytes", offsetof(struct ixgbe_hw_stats, fcoedwrc)},
715 {"tx_fcoe_bytes", offsetof(struct ixgbe_hw_stats, fcoedwtc)},
716 {"rx_fcoe_no_direct_data_placement", offsetof(struct ixgbe_hw_stats,
718 {"rx_fcoe_no_direct_data_placement_ext_buff",
719 offsetof(struct ixgbe_hw_stats, fcoe_noddp_ext_buff)},
721 {"tx_flow_control_xon_packets", offsetof(struct ixgbe_hw_stats,
723 {"rx_flow_control_xon_packets", offsetof(struct ixgbe_hw_stats,
725 {"tx_flow_control_xoff_packets", offsetof(struct ixgbe_hw_stats,
727 {"rx_flow_control_xoff_packets", offsetof(struct ixgbe_hw_stats,
729 {"rx_total_missed_packets", offsetof(struct ixgbe_hw_stats, mpctotal)},
732 #define IXGBE_NB_HW_STATS (sizeof(rte_ixgbe_stats_strings) / \
733 sizeof(rte_ixgbe_stats_strings[0]))
735 /* MACsec statistics */
736 static const struct rte_ixgbe_xstats_name_off rte_ixgbe_macsec_strings[] = {
737 {"out_pkts_untagged", offsetof(struct ixgbe_macsec_stats,
739 {"out_pkts_encrypted", offsetof(struct ixgbe_macsec_stats,
740 out_pkts_encrypted)},
741 {"out_pkts_protected", offsetof(struct ixgbe_macsec_stats,
742 out_pkts_protected)},
743 {"out_octets_encrypted", offsetof(struct ixgbe_macsec_stats,
744 out_octets_encrypted)},
745 {"out_octets_protected", offsetof(struct ixgbe_macsec_stats,
746 out_octets_protected)},
747 {"in_pkts_untagged", offsetof(struct ixgbe_macsec_stats,
749 {"in_pkts_badtag", offsetof(struct ixgbe_macsec_stats,
751 {"in_pkts_nosci", offsetof(struct ixgbe_macsec_stats,
753 {"in_pkts_unknownsci", offsetof(struct ixgbe_macsec_stats,
754 in_pkts_unknownsci)},
755 {"in_octets_decrypted", offsetof(struct ixgbe_macsec_stats,
756 in_octets_decrypted)},
757 {"in_octets_validated", offsetof(struct ixgbe_macsec_stats,
758 in_octets_validated)},
759 {"in_pkts_unchecked", offsetof(struct ixgbe_macsec_stats,
761 {"in_pkts_delayed", offsetof(struct ixgbe_macsec_stats,
763 {"in_pkts_late", offsetof(struct ixgbe_macsec_stats,
765 {"in_pkts_ok", offsetof(struct ixgbe_macsec_stats,
767 {"in_pkts_invalid", offsetof(struct ixgbe_macsec_stats,
769 {"in_pkts_notvalid", offsetof(struct ixgbe_macsec_stats,
771 {"in_pkts_unusedsa", offsetof(struct ixgbe_macsec_stats,
773 {"in_pkts_notusingsa", offsetof(struct ixgbe_macsec_stats,
774 in_pkts_notusingsa)},
777 #define IXGBE_NB_MACSEC_STATS (sizeof(rte_ixgbe_macsec_strings) / \
778 sizeof(rte_ixgbe_macsec_strings[0]))
780 /* Per-queue statistics */
781 static const struct rte_ixgbe_xstats_name_off rte_ixgbe_rxq_strings[] = {
782 {"mbuf_allocation_errors", offsetof(struct ixgbe_hw_stats, rnbc)},
783 {"dropped", offsetof(struct ixgbe_hw_stats, mpc)},
784 {"xon_packets", offsetof(struct ixgbe_hw_stats, pxonrxc)},
785 {"xoff_packets", offsetof(struct ixgbe_hw_stats, pxoffrxc)},
788 #define IXGBE_NB_RXQ_PRIO_STATS (sizeof(rte_ixgbe_rxq_strings) / \
789 sizeof(rte_ixgbe_rxq_strings[0]))
790 #define IXGBE_NB_RXQ_PRIO_VALUES 8
792 static const struct rte_ixgbe_xstats_name_off rte_ixgbe_txq_strings[] = {
793 {"xon_packets", offsetof(struct ixgbe_hw_stats, pxontxc)},
794 {"xoff_packets", offsetof(struct ixgbe_hw_stats, pxofftxc)},
795 {"xon_to_xoff_packets", offsetof(struct ixgbe_hw_stats,
799 #define IXGBE_NB_TXQ_PRIO_STATS (sizeof(rte_ixgbe_txq_strings) / \
800 sizeof(rte_ixgbe_txq_strings[0]))
801 #define IXGBE_NB_TXQ_PRIO_VALUES 8
803 static const struct rte_ixgbe_xstats_name_off rte_ixgbevf_stats_strings[] = {
804 {"rx_multicast_packets", offsetof(struct ixgbevf_hw_stats, vfmprc)},
807 #define IXGBEVF_NB_XSTATS (sizeof(rte_ixgbevf_stats_strings) / \
808 sizeof(rte_ixgbevf_stats_strings[0]))
811 * Atomically reads the link status information from global
812 * structure rte_eth_dev.
815 * - Pointer to the structure rte_eth_dev to read from.
816 * - Pointer to the buffer to be saved with the link status.
819 * - On success, zero.
820 * - On failure, negative value.
823 rte_ixgbe_dev_atomic_read_link_status(struct rte_eth_dev *dev,
824 struct rte_eth_link *link)
826 struct rte_eth_link *dst = link;
827 struct rte_eth_link *src = &(dev->data->dev_link);
829 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
830 *(uint64_t *)src) == 0)
837 * Atomically writes the link status information into global
838 * structure rte_eth_dev.
841 * - Pointer to the structure rte_eth_dev to read from.
842 * - Pointer to the buffer to be saved with the link status.
845 * - On success, zero.
846 * - On failure, negative value.
849 rte_ixgbe_dev_atomic_write_link_status(struct rte_eth_dev *dev,
850 struct rte_eth_link *link)
852 struct rte_eth_link *dst = &(dev->data->dev_link);
853 struct rte_eth_link *src = link;
855 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
856 *(uint64_t *)src) == 0)
863 * This function is the same as ixgbe_is_sfp() in base/ixgbe.h.
866 ixgbe_is_sfp(struct ixgbe_hw *hw)
868 switch (hw->phy.type) {
869 case ixgbe_phy_sfp_avago:
870 case ixgbe_phy_sfp_ftl:
871 case ixgbe_phy_sfp_intel:
872 case ixgbe_phy_sfp_unknown:
873 case ixgbe_phy_sfp_passive_tyco:
874 case ixgbe_phy_sfp_passive_unknown:
881 static inline int32_t
882 ixgbe_pf_reset_hw(struct ixgbe_hw *hw)
887 status = ixgbe_reset_hw(hw);
889 ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
890 /* Set PF Reset Done bit so PF/VF Mail Ops can work */
891 ctrl_ext |= IXGBE_CTRL_EXT_PFRSTD;
892 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext);
893 IXGBE_WRITE_FLUSH(hw);
895 if (status == IXGBE_ERR_SFP_NOT_PRESENT)
896 status = IXGBE_SUCCESS;
901 ixgbe_enable_intr(struct rte_eth_dev *dev)
903 struct ixgbe_interrupt *intr =
904 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
905 struct ixgbe_hw *hw =
906 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
908 IXGBE_WRITE_REG(hw, IXGBE_EIMS, intr->mask);
909 IXGBE_WRITE_FLUSH(hw);
913 * This function is based on ixgbe_disable_intr() in base/ixgbe.h.
916 ixgbe_disable_intr(struct ixgbe_hw *hw)
918 PMD_INIT_FUNC_TRACE();
920 if (hw->mac.type == ixgbe_mac_82598EB) {
921 IXGBE_WRITE_REG(hw, IXGBE_EIMC, ~0);
923 IXGBE_WRITE_REG(hw, IXGBE_EIMC, 0xFFFF0000);
924 IXGBE_WRITE_REG(hw, IXGBE_EIMC_EX(0), ~0);
925 IXGBE_WRITE_REG(hw, IXGBE_EIMC_EX(1), ~0);
927 IXGBE_WRITE_FLUSH(hw);
931 * This function resets queue statistics mapping registers.
932 * From Niantic datasheet, Initialization of Statistics section:
933 * "...if software requires the queue counters, the RQSMR and TQSM registers
934 * must be re-programmed following a device reset.
937 ixgbe_reset_qstat_mappings(struct ixgbe_hw *hw)
941 for (i = 0; i != IXGBE_NB_STAT_MAPPING_REGS; i++) {
942 IXGBE_WRITE_REG(hw, IXGBE_RQSMR(i), 0);
943 IXGBE_WRITE_REG(hw, IXGBE_TQSM(i), 0);
949 ixgbe_dev_queue_stats_mapping_set(struct rte_eth_dev *eth_dev,
954 #define QSM_REG_NB_BITS_PER_QMAP_FIELD 8
955 #define NB_QMAP_FIELDS_PER_QSM_REG 4
956 #define QMAP_FIELD_RESERVED_BITS_MASK 0x0f
958 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
959 struct ixgbe_stat_mapping_registers *stat_mappings =
960 IXGBE_DEV_PRIVATE_TO_STAT_MAPPINGS(eth_dev->data->dev_private);
961 uint32_t qsmr_mask = 0;
962 uint32_t clearing_mask = QMAP_FIELD_RESERVED_BITS_MASK;
966 if ((hw->mac.type != ixgbe_mac_82599EB) &&
967 (hw->mac.type != ixgbe_mac_X540) &&
968 (hw->mac.type != ixgbe_mac_X550) &&
969 (hw->mac.type != ixgbe_mac_X550EM_x) &&
970 (hw->mac.type != ixgbe_mac_X550EM_a))
973 PMD_INIT_LOG(DEBUG, "Setting port %d, %s queue_id %d to stat index %d",
974 (int)(eth_dev->data->port_id), is_rx ? "RX" : "TX",
977 n = (uint8_t)(queue_id / NB_QMAP_FIELDS_PER_QSM_REG);
978 if (n >= IXGBE_NB_STAT_MAPPING_REGS) {
979 PMD_INIT_LOG(ERR, "Nb of stat mapping registers exceeded");
982 offset = (uint8_t)(queue_id % NB_QMAP_FIELDS_PER_QSM_REG);
984 /* Now clear any previous stat_idx set */
985 clearing_mask <<= (QSM_REG_NB_BITS_PER_QMAP_FIELD * offset);
987 stat_mappings->tqsm[n] &= ~clearing_mask;
989 stat_mappings->rqsmr[n] &= ~clearing_mask;
991 q_map = (uint32_t)stat_idx;
992 q_map &= QMAP_FIELD_RESERVED_BITS_MASK;
993 qsmr_mask = q_map << (QSM_REG_NB_BITS_PER_QMAP_FIELD * offset);
995 stat_mappings->tqsm[n] |= qsmr_mask;
997 stat_mappings->rqsmr[n] |= qsmr_mask;
999 PMD_INIT_LOG(DEBUG, "Set port %d, %s queue_id %d to stat index %d",
1000 (int)(eth_dev->data->port_id), is_rx ? "RX" : "TX",
1001 queue_id, stat_idx);
1002 PMD_INIT_LOG(DEBUG, "%s[%d] = 0x%08x", is_rx ? "RQSMR" : "TQSM", n,
1003 is_rx ? stat_mappings->rqsmr[n] : stat_mappings->tqsm[n]);
1005 /* Now write the mapping in the appropriate register */
1007 PMD_INIT_LOG(DEBUG, "Write 0x%x to RX IXGBE stat mapping reg:%d",
1008 stat_mappings->rqsmr[n], n);
1009 IXGBE_WRITE_REG(hw, IXGBE_RQSMR(n), stat_mappings->rqsmr[n]);
1011 PMD_INIT_LOG(DEBUG, "Write 0x%x to TX IXGBE stat mapping reg:%d",
1012 stat_mappings->tqsm[n], n);
1013 IXGBE_WRITE_REG(hw, IXGBE_TQSM(n), stat_mappings->tqsm[n]);
1019 ixgbe_restore_statistics_mapping(struct rte_eth_dev *dev)
1021 struct ixgbe_stat_mapping_registers *stat_mappings =
1022 IXGBE_DEV_PRIVATE_TO_STAT_MAPPINGS(dev->data->dev_private);
1023 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1026 /* write whatever was in stat mapping table to the NIC */
1027 for (i = 0; i < IXGBE_NB_STAT_MAPPING_REGS; i++) {
1029 IXGBE_WRITE_REG(hw, IXGBE_RQSMR(i), stat_mappings->rqsmr[i]);
1032 IXGBE_WRITE_REG(hw, IXGBE_TQSM(i), stat_mappings->tqsm[i]);
1037 ixgbe_dcb_init(struct ixgbe_hw *hw, struct ixgbe_dcb_config *dcb_config)
1040 struct ixgbe_dcb_tc_config *tc;
1041 uint8_t dcb_max_tc = IXGBE_DCB_MAX_TRAFFIC_CLASS;
1043 dcb_config->num_tcs.pg_tcs = dcb_max_tc;
1044 dcb_config->num_tcs.pfc_tcs = dcb_max_tc;
1045 for (i = 0; i < dcb_max_tc; i++) {
1046 tc = &dcb_config->tc_config[i];
1047 tc->path[IXGBE_DCB_TX_CONFIG].bwg_id = i;
1048 tc->path[IXGBE_DCB_TX_CONFIG].bwg_percent =
1049 (uint8_t)(100/dcb_max_tc + (i & 1));
1050 tc->path[IXGBE_DCB_RX_CONFIG].bwg_id = i;
1051 tc->path[IXGBE_DCB_RX_CONFIG].bwg_percent =
1052 (uint8_t)(100/dcb_max_tc + (i & 1));
1053 tc->pfc = ixgbe_dcb_pfc_disabled;
1056 /* Initialize default user to priority mapping, UPx->TC0 */
1057 tc = &dcb_config->tc_config[0];
1058 tc->path[IXGBE_DCB_TX_CONFIG].up_to_tc_bitmap = 0xFF;
1059 tc->path[IXGBE_DCB_RX_CONFIG].up_to_tc_bitmap = 0xFF;
1060 for (i = 0; i < IXGBE_DCB_MAX_BW_GROUP; i++) {
1061 dcb_config->bw_percentage[IXGBE_DCB_TX_CONFIG][i] = 100;
1062 dcb_config->bw_percentage[IXGBE_DCB_RX_CONFIG][i] = 100;
1064 dcb_config->rx_pba_cfg = ixgbe_dcb_pba_equal;
1065 dcb_config->pfc_mode_enable = false;
1066 dcb_config->vt_mode = true;
1067 dcb_config->round_robin_enable = false;
1068 /* support all DCB capabilities in 82599 */
1069 dcb_config->support.capabilities = 0xFF;
1071 /*we only support 4 Tcs for X540, X550 */
1072 if (hw->mac.type == ixgbe_mac_X540 ||
1073 hw->mac.type == ixgbe_mac_X550 ||
1074 hw->mac.type == ixgbe_mac_X550EM_x ||
1075 hw->mac.type == ixgbe_mac_X550EM_a) {
1076 dcb_config->num_tcs.pg_tcs = 4;
1077 dcb_config->num_tcs.pfc_tcs = 4;
1082 * Ensure that all locks are released before first NVM or PHY access
1085 ixgbe_swfw_lock_reset(struct ixgbe_hw *hw)
1090 * Phy lock should not fail in this early stage. If this is the case,
1091 * it is due to an improper exit of the application.
1092 * So force the release of the faulty lock. Release of common lock
1093 * is done automatically by swfw_sync function.
1095 mask = IXGBE_GSSR_PHY0_SM << hw->bus.func;
1096 if (ixgbe_acquire_swfw_semaphore(hw, mask) < 0) {
1097 PMD_DRV_LOG(DEBUG, "SWFW phy%d lock released", hw->bus.func);
1099 ixgbe_release_swfw_semaphore(hw, mask);
1102 * These ones are more tricky since they are common to all ports; but
1103 * swfw_sync retries last long enough (1s) to be almost sure that if
1104 * lock can not be taken it is due to an improper lock of the
1107 mask = IXGBE_GSSR_EEP_SM | IXGBE_GSSR_MAC_CSR_SM | IXGBE_GSSR_SW_MNG_SM;
1108 if (ixgbe_acquire_swfw_semaphore(hw, mask) < 0) {
1109 PMD_DRV_LOG(DEBUG, "SWFW common locks released");
1111 ixgbe_release_swfw_semaphore(hw, mask);
1115 * This function is based on code in ixgbe_attach() in base/ixgbe.c.
1116 * It returns 0 on success.
1119 eth_ixgbe_dev_init(struct rte_eth_dev *eth_dev)
1121 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(eth_dev);
1122 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1123 struct ixgbe_hw *hw =
1124 IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
1125 struct ixgbe_vfta *shadow_vfta =
1126 IXGBE_DEV_PRIVATE_TO_VFTA(eth_dev->data->dev_private);
1127 struct ixgbe_hwstrip *hwstrip =
1128 IXGBE_DEV_PRIVATE_TO_HWSTRIP_BITMAP(eth_dev->data->dev_private);
1129 struct ixgbe_dcb_config *dcb_config =
1130 IXGBE_DEV_PRIVATE_TO_DCB_CFG(eth_dev->data->dev_private);
1131 struct ixgbe_filter_info *filter_info =
1132 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(eth_dev->data->dev_private);
1133 struct ixgbe_bw_conf *bw_conf =
1134 IXGBE_DEV_PRIVATE_TO_BW_CONF(eth_dev->data->dev_private);
1139 PMD_INIT_FUNC_TRACE();
1141 eth_dev->dev_ops = &ixgbe_eth_dev_ops;
1142 eth_dev->rx_pkt_burst = &ixgbe_recv_pkts;
1143 eth_dev->tx_pkt_burst = &ixgbe_xmit_pkts;
1144 eth_dev->tx_pkt_prepare = &ixgbe_prep_pkts;
1147 * For secondary processes, we don't initialise any further as primary
1148 * has already done this work. Only check we don't need a different
1149 * RX and TX function.
1151 if (rte_eal_process_type() != RTE_PROC_PRIMARY) {
1152 struct ixgbe_tx_queue *txq;
1153 /* TX queue function in primary, set by last queue initialized
1154 * Tx queue may not initialized by primary process
1156 if (eth_dev->data->tx_queues) {
1157 txq = eth_dev->data->tx_queues[eth_dev->data->nb_tx_queues-1];
1158 ixgbe_set_tx_function(eth_dev, txq);
1160 /* Use default TX function if we get here */
1161 PMD_INIT_LOG(NOTICE, "No TX queues configured yet. "
1162 "Using default TX function.");
1165 ixgbe_set_rx_function(eth_dev);
1170 rte_eth_copy_pci_info(eth_dev, pci_dev);
1171 eth_dev->data->dev_flags |= RTE_ETH_DEV_DETACHABLE;
1173 /* Vendor and Device ID need to be set before init of shared code */
1174 hw->device_id = pci_dev->id.device_id;
1175 hw->vendor_id = pci_dev->id.vendor_id;
1176 hw->hw_addr = (void *)pci_dev->mem_resource[0].addr;
1177 hw->allow_unsupported_sfp = 1;
1179 /* Initialize the shared code (base driver) */
1180 #ifdef RTE_LIBRTE_IXGBE_BYPASS
1181 diag = ixgbe_bypass_init_shared_code(hw);
1183 diag = ixgbe_init_shared_code(hw);
1184 #endif /* RTE_LIBRTE_IXGBE_BYPASS */
1186 if (diag != IXGBE_SUCCESS) {
1187 PMD_INIT_LOG(ERR, "Shared code init failed: %d", diag);
1191 /* pick up the PCI bus settings for reporting later */
1192 ixgbe_get_bus_info(hw);
1194 /* Unlock any pending hardware semaphore */
1195 ixgbe_swfw_lock_reset(hw);
1197 /* Initialize DCB configuration*/
1198 memset(dcb_config, 0, sizeof(struct ixgbe_dcb_config));
1199 ixgbe_dcb_init(hw, dcb_config);
1200 /* Get Hardware Flow Control setting */
1201 hw->fc.requested_mode = ixgbe_fc_full;
1202 hw->fc.current_mode = ixgbe_fc_full;
1203 hw->fc.pause_time = IXGBE_FC_PAUSE;
1204 for (i = 0; i < IXGBE_DCB_MAX_TRAFFIC_CLASS; i++) {
1205 hw->fc.low_water[i] = IXGBE_FC_LO;
1206 hw->fc.high_water[i] = IXGBE_FC_HI;
1208 hw->fc.send_xon = 1;
1210 /* Make sure we have a good EEPROM before we read from it */
1211 diag = ixgbe_validate_eeprom_checksum(hw, &csum);
1212 if (diag != IXGBE_SUCCESS) {
1213 PMD_INIT_LOG(ERR, "The EEPROM checksum is not valid: %d", diag);
1217 #ifdef RTE_LIBRTE_IXGBE_BYPASS
1218 diag = ixgbe_bypass_init_hw(hw);
1220 diag = ixgbe_init_hw(hw);
1221 #endif /* RTE_LIBRTE_IXGBE_BYPASS */
1224 * Devices with copper phys will fail to initialise if ixgbe_init_hw()
1225 * is called too soon after the kernel driver unbinding/binding occurs.
1226 * The failure occurs in ixgbe_identify_phy_generic() for all devices,
1227 * but for non-copper devies, ixgbe_identify_sfp_module_generic() is
1228 * also called. See ixgbe_identify_phy_82599(). The reason for the
1229 * failure is not known, and only occuts when virtualisation features
1230 * are disabled in the bios. A delay of 100ms was found to be enough by
1231 * trial-and-error, and is doubled to be safe.
1233 if (diag && (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper)) {
1235 diag = ixgbe_init_hw(hw);
1238 if (diag == IXGBE_ERR_SFP_NOT_PRESENT)
1239 diag = IXGBE_SUCCESS;
1241 if (diag == IXGBE_ERR_EEPROM_VERSION) {
1242 PMD_INIT_LOG(ERR, "This device is a pre-production adapter/"
1243 "LOM. Please be aware there may be issues associated "
1244 "with your hardware.");
1245 PMD_INIT_LOG(ERR, "If you are experiencing problems "
1246 "please contact your Intel or hardware representative "
1247 "who provided you with this hardware.");
1248 } else if (diag == IXGBE_ERR_SFP_NOT_SUPPORTED)
1249 PMD_INIT_LOG(ERR, "Unsupported SFP+ Module");
1251 PMD_INIT_LOG(ERR, "Hardware Initialization Failure: %d", diag);
1255 /* Reset the hw statistics */
1256 ixgbe_dev_stats_reset(eth_dev);
1258 /* disable interrupt */
1259 ixgbe_disable_intr(hw);
1261 /* reset mappings for queue statistics hw counters*/
1262 ixgbe_reset_qstat_mappings(hw);
1264 /* Allocate memory for storing MAC addresses */
1265 eth_dev->data->mac_addrs = rte_zmalloc("ixgbe", ETHER_ADDR_LEN *
1266 hw->mac.num_rar_entries, 0);
1267 if (eth_dev->data->mac_addrs == NULL) {
1269 "Failed to allocate %u bytes needed to store "
1271 ETHER_ADDR_LEN * hw->mac.num_rar_entries);
1274 /* Copy the permanent MAC address */
1275 ether_addr_copy((struct ether_addr *) hw->mac.perm_addr,
1276 ð_dev->data->mac_addrs[0]);
1278 /* Allocate memory for storing hash filter MAC addresses */
1279 eth_dev->data->hash_mac_addrs = rte_zmalloc("ixgbe", ETHER_ADDR_LEN *
1280 IXGBE_VMDQ_NUM_UC_MAC, 0);
1281 if (eth_dev->data->hash_mac_addrs == NULL) {
1283 "Failed to allocate %d bytes needed to store MAC addresses",
1284 ETHER_ADDR_LEN * IXGBE_VMDQ_NUM_UC_MAC);
1288 /* initialize the vfta */
1289 memset(shadow_vfta, 0, sizeof(*shadow_vfta));
1291 /* initialize the hw strip bitmap*/
1292 memset(hwstrip, 0, sizeof(*hwstrip));
1294 /* initialize PF if max_vfs not zero */
1295 ixgbe_pf_host_init(eth_dev);
1297 ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
1298 /* let hardware know driver is loaded */
1299 ctrl_ext |= IXGBE_CTRL_EXT_DRV_LOAD;
1300 /* Set PF Reset Done bit so PF/VF Mail Ops can work */
1301 ctrl_ext |= IXGBE_CTRL_EXT_PFRSTD;
1302 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext);
1303 IXGBE_WRITE_FLUSH(hw);
1305 if (ixgbe_is_sfp(hw) && hw->phy.sfp_type != ixgbe_sfp_type_not_present)
1306 PMD_INIT_LOG(DEBUG, "MAC: %d, PHY: %d, SFP+: %d",
1307 (int) hw->mac.type, (int) hw->phy.type,
1308 (int) hw->phy.sfp_type);
1310 PMD_INIT_LOG(DEBUG, "MAC: %d, PHY: %d",
1311 (int) hw->mac.type, (int) hw->phy.type);
1313 PMD_INIT_LOG(DEBUG, "port %d vendorID=0x%x deviceID=0x%x",
1314 eth_dev->data->port_id, pci_dev->id.vendor_id,
1315 pci_dev->id.device_id);
1317 rte_intr_callback_register(intr_handle,
1318 ixgbe_dev_interrupt_handler, eth_dev);
1320 /* enable uio/vfio intr/eventfd mapping */
1321 rte_intr_enable(intr_handle);
1323 /* enable support intr */
1324 ixgbe_enable_intr(eth_dev);
1326 /* initialize filter info */
1327 memset(filter_info, 0,
1328 sizeof(struct ixgbe_filter_info));
1330 /* initialize 5tuple filter list */
1331 TAILQ_INIT(&filter_info->fivetuple_list);
1333 /* initialize flow director filter list & hash */
1334 ixgbe_fdir_filter_init(eth_dev);
1336 /* initialize l2 tunnel filter list & hash */
1337 ixgbe_l2_tn_filter_init(eth_dev);
1339 /* initialize flow filter lists */
1340 ixgbe_filterlist_init();
1342 /* initialize bandwidth configuration info */
1343 memset(bw_conf, 0, sizeof(struct ixgbe_bw_conf));
1345 /* initialize Traffic Manager configuration */
1346 ixgbe_tm_conf_init(eth_dev);
1352 eth_ixgbe_dev_uninit(struct rte_eth_dev *eth_dev)
1354 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(eth_dev);
1355 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1356 struct ixgbe_hw *hw;
1358 PMD_INIT_FUNC_TRACE();
1360 if (rte_eal_process_type() != RTE_PROC_PRIMARY)
1363 hw = IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
1365 if (hw->adapter_stopped == 0)
1366 ixgbe_dev_close(eth_dev);
1368 eth_dev->dev_ops = NULL;
1369 eth_dev->rx_pkt_burst = NULL;
1370 eth_dev->tx_pkt_burst = NULL;
1372 /* Unlock any pending hardware semaphore */
1373 ixgbe_swfw_lock_reset(hw);
1375 /* disable uio intr before callback unregister */
1376 rte_intr_disable(intr_handle);
1377 rte_intr_callback_unregister(intr_handle,
1378 ixgbe_dev_interrupt_handler, eth_dev);
1380 /* uninitialize PF if max_vfs not zero */
1381 ixgbe_pf_host_uninit(eth_dev);
1383 rte_free(eth_dev->data->mac_addrs);
1384 eth_dev->data->mac_addrs = NULL;
1386 rte_free(eth_dev->data->hash_mac_addrs);
1387 eth_dev->data->hash_mac_addrs = NULL;
1389 /* remove all the fdir filters & hash */
1390 ixgbe_fdir_filter_uninit(eth_dev);
1392 /* remove all the L2 tunnel filters & hash */
1393 ixgbe_l2_tn_filter_uninit(eth_dev);
1395 /* Remove all ntuple filters of the device */
1396 ixgbe_ntuple_filter_uninit(eth_dev);
1398 /* clear all the filters list */
1399 ixgbe_filterlist_flush();
1401 /* Remove all Traffic Manager configuration */
1402 ixgbe_tm_conf_uninit(eth_dev);
1407 static int ixgbe_ntuple_filter_uninit(struct rte_eth_dev *eth_dev)
1409 struct ixgbe_filter_info *filter_info =
1410 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(eth_dev->data->dev_private);
1411 struct ixgbe_5tuple_filter *p_5tuple;
1413 while ((p_5tuple = TAILQ_FIRST(&filter_info->fivetuple_list))) {
1414 TAILQ_REMOVE(&filter_info->fivetuple_list,
1419 memset(filter_info->fivetuple_mask, 0,
1420 sizeof(uint32_t) * IXGBE_5TUPLE_ARRAY_SIZE);
1425 static int ixgbe_fdir_filter_uninit(struct rte_eth_dev *eth_dev)
1427 struct ixgbe_hw_fdir_info *fdir_info =
1428 IXGBE_DEV_PRIVATE_TO_FDIR_INFO(eth_dev->data->dev_private);
1429 struct ixgbe_fdir_filter *fdir_filter;
1431 if (fdir_info->hash_map)
1432 rte_free(fdir_info->hash_map);
1433 if (fdir_info->hash_handle)
1434 rte_hash_free(fdir_info->hash_handle);
1436 while ((fdir_filter = TAILQ_FIRST(&fdir_info->fdir_list))) {
1437 TAILQ_REMOVE(&fdir_info->fdir_list,
1440 rte_free(fdir_filter);
1446 static int ixgbe_l2_tn_filter_uninit(struct rte_eth_dev *eth_dev)
1448 struct ixgbe_l2_tn_info *l2_tn_info =
1449 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(eth_dev->data->dev_private);
1450 struct ixgbe_l2_tn_filter *l2_tn_filter;
1452 if (l2_tn_info->hash_map)
1453 rte_free(l2_tn_info->hash_map);
1454 if (l2_tn_info->hash_handle)
1455 rte_hash_free(l2_tn_info->hash_handle);
1457 while ((l2_tn_filter = TAILQ_FIRST(&l2_tn_info->l2_tn_list))) {
1458 TAILQ_REMOVE(&l2_tn_info->l2_tn_list,
1461 rte_free(l2_tn_filter);
1467 static int ixgbe_fdir_filter_init(struct rte_eth_dev *eth_dev)
1469 struct ixgbe_hw_fdir_info *fdir_info =
1470 IXGBE_DEV_PRIVATE_TO_FDIR_INFO(eth_dev->data->dev_private);
1471 char fdir_hash_name[RTE_HASH_NAMESIZE];
1472 struct rte_hash_parameters fdir_hash_params = {
1473 .name = fdir_hash_name,
1474 .entries = IXGBE_MAX_FDIR_FILTER_NUM,
1475 .key_len = sizeof(union ixgbe_atr_input),
1476 .hash_func = rte_hash_crc,
1477 .hash_func_init_val = 0,
1478 .socket_id = rte_socket_id(),
1481 TAILQ_INIT(&fdir_info->fdir_list);
1482 snprintf(fdir_hash_name, RTE_HASH_NAMESIZE,
1483 "fdir_%s", eth_dev->device->name);
1484 fdir_info->hash_handle = rte_hash_create(&fdir_hash_params);
1485 if (!fdir_info->hash_handle) {
1486 PMD_INIT_LOG(ERR, "Failed to create fdir hash table!");
1489 fdir_info->hash_map = rte_zmalloc("ixgbe",
1490 sizeof(struct ixgbe_fdir_filter *) *
1491 IXGBE_MAX_FDIR_FILTER_NUM,
1493 if (!fdir_info->hash_map) {
1495 "Failed to allocate memory for fdir hash map!");
1498 fdir_info->mask_added = FALSE;
1503 static int ixgbe_l2_tn_filter_init(struct rte_eth_dev *eth_dev)
1505 struct ixgbe_l2_tn_info *l2_tn_info =
1506 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(eth_dev->data->dev_private);
1507 char l2_tn_hash_name[RTE_HASH_NAMESIZE];
1508 struct rte_hash_parameters l2_tn_hash_params = {
1509 .name = l2_tn_hash_name,
1510 .entries = IXGBE_MAX_L2_TN_FILTER_NUM,
1511 .key_len = sizeof(struct ixgbe_l2_tn_key),
1512 .hash_func = rte_hash_crc,
1513 .hash_func_init_val = 0,
1514 .socket_id = rte_socket_id(),
1517 TAILQ_INIT(&l2_tn_info->l2_tn_list);
1518 snprintf(l2_tn_hash_name, RTE_HASH_NAMESIZE,
1519 "l2_tn_%s", eth_dev->device->name);
1520 l2_tn_info->hash_handle = rte_hash_create(&l2_tn_hash_params);
1521 if (!l2_tn_info->hash_handle) {
1522 PMD_INIT_LOG(ERR, "Failed to create L2 TN hash table!");
1525 l2_tn_info->hash_map = rte_zmalloc("ixgbe",
1526 sizeof(struct ixgbe_l2_tn_filter *) *
1527 IXGBE_MAX_L2_TN_FILTER_NUM,
1529 if (!l2_tn_info->hash_map) {
1531 "Failed to allocate memory for L2 TN hash map!");
1534 l2_tn_info->e_tag_en = FALSE;
1535 l2_tn_info->e_tag_fwd_en = FALSE;
1536 l2_tn_info->e_tag_ether_type = DEFAULT_ETAG_ETYPE;
1541 * Negotiate mailbox API version with the PF.
1542 * After reset API version is always set to the basic one (ixgbe_mbox_api_10).
1543 * Then we try to negotiate starting with the most recent one.
1544 * If all negotiation attempts fail, then we will proceed with
1545 * the default one (ixgbe_mbox_api_10).
1548 ixgbevf_negotiate_api(struct ixgbe_hw *hw)
1552 /* start with highest supported, proceed down */
1553 static const enum ixgbe_pfvf_api_rev sup_ver[] = {
1560 i != RTE_DIM(sup_ver) &&
1561 ixgbevf_negotiate_api_version(hw, sup_ver[i]) != 0;
1567 generate_random_mac_addr(struct ether_addr *mac_addr)
1571 /* Set Organizationally Unique Identifier (OUI) prefix. */
1572 mac_addr->addr_bytes[0] = 0x00;
1573 mac_addr->addr_bytes[1] = 0x09;
1574 mac_addr->addr_bytes[2] = 0xC0;
1575 /* Force indication of locally assigned MAC address. */
1576 mac_addr->addr_bytes[0] |= ETHER_LOCAL_ADMIN_ADDR;
1577 /* Generate the last 3 bytes of the MAC address with a random number. */
1578 random = rte_rand();
1579 memcpy(&mac_addr->addr_bytes[3], &random, 3);
1583 * Virtual Function device init
1586 eth_ixgbevf_dev_init(struct rte_eth_dev *eth_dev)
1590 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(eth_dev);
1591 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1592 struct ixgbe_hw *hw =
1593 IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
1594 struct ixgbe_vfta *shadow_vfta =
1595 IXGBE_DEV_PRIVATE_TO_VFTA(eth_dev->data->dev_private);
1596 struct ixgbe_hwstrip *hwstrip =
1597 IXGBE_DEV_PRIVATE_TO_HWSTRIP_BITMAP(eth_dev->data->dev_private);
1598 struct ether_addr *perm_addr = (struct ether_addr *) hw->mac.perm_addr;
1600 PMD_INIT_FUNC_TRACE();
1602 eth_dev->dev_ops = &ixgbevf_eth_dev_ops;
1603 eth_dev->rx_pkt_burst = &ixgbe_recv_pkts;
1604 eth_dev->tx_pkt_burst = &ixgbe_xmit_pkts;
1606 /* for secondary processes, we don't initialise any further as primary
1607 * has already done this work. Only check we don't need a different
1610 if (rte_eal_process_type() != RTE_PROC_PRIMARY) {
1611 struct ixgbe_tx_queue *txq;
1612 /* TX queue function in primary, set by last queue initialized
1613 * Tx queue may not initialized by primary process
1615 if (eth_dev->data->tx_queues) {
1616 txq = eth_dev->data->tx_queues[eth_dev->data->nb_tx_queues - 1];
1617 ixgbe_set_tx_function(eth_dev, txq);
1619 /* Use default TX function if we get here */
1620 PMD_INIT_LOG(NOTICE,
1621 "No TX queues configured yet. Using default TX function.");
1624 ixgbe_set_rx_function(eth_dev);
1629 rte_eth_copy_pci_info(eth_dev, pci_dev);
1630 eth_dev->data->dev_flags |= RTE_ETH_DEV_DETACHABLE;
1632 hw->device_id = pci_dev->id.device_id;
1633 hw->vendor_id = pci_dev->id.vendor_id;
1634 hw->hw_addr = (void *)pci_dev->mem_resource[0].addr;
1636 /* initialize the vfta */
1637 memset(shadow_vfta, 0, sizeof(*shadow_vfta));
1639 /* initialize the hw strip bitmap*/
1640 memset(hwstrip, 0, sizeof(*hwstrip));
1642 /* Initialize the shared code (base driver) */
1643 diag = ixgbe_init_shared_code(hw);
1644 if (diag != IXGBE_SUCCESS) {
1645 PMD_INIT_LOG(ERR, "Shared code init failed for ixgbevf: %d", diag);
1649 /* init_mailbox_params */
1650 hw->mbx.ops.init_params(hw);
1652 /* Reset the hw statistics */
1653 ixgbevf_dev_stats_reset(eth_dev);
1655 /* Disable the interrupts for VF */
1656 ixgbevf_intr_disable(hw);
1658 hw->mac.num_rar_entries = 128; /* The MAX of the underlying PF */
1659 diag = hw->mac.ops.reset_hw(hw);
1662 * The VF reset operation returns the IXGBE_ERR_INVALID_MAC_ADDR when
1663 * the underlying PF driver has not assigned a MAC address to the VF.
1664 * In this case, assign a random MAC address.
1666 if ((diag != IXGBE_SUCCESS) && (diag != IXGBE_ERR_INVALID_MAC_ADDR)) {
1667 PMD_INIT_LOG(ERR, "VF Initialization Failure: %d", diag);
1671 /* negotiate mailbox API version to use with the PF. */
1672 ixgbevf_negotiate_api(hw);
1674 /* Get Rx/Tx queue count via mailbox, which is ready after reset_hw */
1675 ixgbevf_get_queues(hw, &tcs, &tc);
1677 /* Allocate memory for storing MAC addresses */
1678 eth_dev->data->mac_addrs = rte_zmalloc("ixgbevf", ETHER_ADDR_LEN *
1679 hw->mac.num_rar_entries, 0);
1680 if (eth_dev->data->mac_addrs == NULL) {
1682 "Failed to allocate %u bytes needed to store "
1684 ETHER_ADDR_LEN * hw->mac.num_rar_entries);
1688 /* Generate a random MAC address, if none was assigned by PF. */
1689 if (is_zero_ether_addr(perm_addr)) {
1690 generate_random_mac_addr(perm_addr);
1691 diag = ixgbe_set_rar_vf(hw, 1, perm_addr->addr_bytes, 0, 1);
1693 rte_free(eth_dev->data->mac_addrs);
1694 eth_dev->data->mac_addrs = NULL;
1697 PMD_INIT_LOG(INFO, "\tVF MAC address not assigned by Host PF");
1698 PMD_INIT_LOG(INFO, "\tAssign randomly generated MAC address "
1699 "%02x:%02x:%02x:%02x:%02x:%02x",
1700 perm_addr->addr_bytes[0],
1701 perm_addr->addr_bytes[1],
1702 perm_addr->addr_bytes[2],
1703 perm_addr->addr_bytes[3],
1704 perm_addr->addr_bytes[4],
1705 perm_addr->addr_bytes[5]);
1708 /* Copy the permanent MAC address */
1709 ether_addr_copy(perm_addr, ð_dev->data->mac_addrs[0]);
1711 /* reset the hardware with the new settings */
1712 diag = hw->mac.ops.start_hw(hw);
1718 PMD_INIT_LOG(ERR, "VF Initialization Failure: %d", diag);
1722 rte_intr_callback_register(intr_handle,
1723 ixgbevf_dev_interrupt_handler, eth_dev);
1724 rte_intr_enable(intr_handle);
1725 ixgbevf_intr_enable(hw);
1727 PMD_INIT_LOG(DEBUG, "port %d vendorID=0x%x deviceID=0x%x mac.type=%s",
1728 eth_dev->data->port_id, pci_dev->id.vendor_id,
1729 pci_dev->id.device_id, "ixgbe_mac_82599_vf");
1734 /* Virtual Function device uninit */
1737 eth_ixgbevf_dev_uninit(struct rte_eth_dev *eth_dev)
1739 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(eth_dev);
1740 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1741 struct ixgbe_hw *hw;
1743 PMD_INIT_FUNC_TRACE();
1745 if (rte_eal_process_type() != RTE_PROC_PRIMARY)
1748 hw = IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
1750 if (hw->adapter_stopped == 0)
1751 ixgbevf_dev_close(eth_dev);
1753 eth_dev->dev_ops = NULL;
1754 eth_dev->rx_pkt_burst = NULL;
1755 eth_dev->tx_pkt_burst = NULL;
1757 /* Disable the interrupts for VF */
1758 ixgbevf_intr_disable(hw);
1760 rte_free(eth_dev->data->mac_addrs);
1761 eth_dev->data->mac_addrs = NULL;
1763 rte_intr_disable(intr_handle);
1764 rte_intr_callback_unregister(intr_handle,
1765 ixgbevf_dev_interrupt_handler, eth_dev);
1770 static int eth_ixgbe_pci_probe(struct rte_pci_driver *pci_drv __rte_unused,
1771 struct rte_pci_device *pci_dev)
1773 return rte_eth_dev_pci_generic_probe(pci_dev,
1774 sizeof(struct ixgbe_adapter), eth_ixgbe_dev_init);
1777 static int eth_ixgbe_pci_remove(struct rte_pci_device *pci_dev)
1779 return rte_eth_dev_pci_generic_remove(pci_dev, eth_ixgbe_dev_uninit);
1782 static struct rte_pci_driver rte_ixgbe_pmd = {
1783 .id_table = pci_id_ixgbe_map,
1784 .drv_flags = RTE_PCI_DRV_NEED_MAPPING | RTE_PCI_DRV_INTR_LSC,
1785 .probe = eth_ixgbe_pci_probe,
1786 .remove = eth_ixgbe_pci_remove,
1789 static int eth_ixgbevf_pci_probe(struct rte_pci_driver *pci_drv __rte_unused,
1790 struct rte_pci_device *pci_dev)
1792 return rte_eth_dev_pci_generic_probe(pci_dev,
1793 sizeof(struct ixgbe_adapter), eth_ixgbevf_dev_init);
1796 static int eth_ixgbevf_pci_remove(struct rte_pci_device *pci_dev)
1798 return rte_eth_dev_pci_generic_remove(pci_dev, eth_ixgbevf_dev_uninit);
1802 * virtual function driver struct
1804 static struct rte_pci_driver rte_ixgbevf_pmd = {
1805 .id_table = pci_id_ixgbevf_map,
1806 .drv_flags = RTE_PCI_DRV_NEED_MAPPING,
1807 .probe = eth_ixgbevf_pci_probe,
1808 .remove = eth_ixgbevf_pci_remove,
1812 ixgbe_vlan_filter_set(struct rte_eth_dev *dev, uint16_t vlan_id, int on)
1814 struct ixgbe_hw *hw =
1815 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1816 struct ixgbe_vfta *shadow_vfta =
1817 IXGBE_DEV_PRIVATE_TO_VFTA(dev->data->dev_private);
1822 vid_idx = (uint32_t) ((vlan_id >> 5) & 0x7F);
1823 vid_bit = (uint32_t) (1 << (vlan_id & 0x1F));
1824 vfta = IXGBE_READ_REG(hw, IXGBE_VFTA(vid_idx));
1829 IXGBE_WRITE_REG(hw, IXGBE_VFTA(vid_idx), vfta);
1831 /* update local VFTA copy */
1832 shadow_vfta->vfta[vid_idx] = vfta;
1838 ixgbe_vlan_strip_queue_set(struct rte_eth_dev *dev, uint16_t queue, int on)
1841 ixgbe_vlan_hw_strip_enable(dev, queue);
1843 ixgbe_vlan_hw_strip_disable(dev, queue);
1847 ixgbe_vlan_tpid_set(struct rte_eth_dev *dev,
1848 enum rte_vlan_type vlan_type,
1851 struct ixgbe_hw *hw =
1852 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1857 qinq = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
1858 qinq &= IXGBE_DMATXCTL_GDV;
1860 switch (vlan_type) {
1861 case ETH_VLAN_TYPE_INNER:
1863 reg = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
1864 reg = (reg & (~IXGBE_VLNCTRL_VET)) | (uint32_t)tpid;
1865 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, reg);
1866 reg = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
1867 reg = (reg & (~IXGBE_DMATXCTL_VT_MASK))
1868 | ((uint32_t)tpid << IXGBE_DMATXCTL_VT_SHIFT);
1869 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, reg);
1872 PMD_DRV_LOG(ERR, "Inner type is not supported"
1876 case ETH_VLAN_TYPE_OUTER:
1878 /* Only the high 16-bits is valid */
1879 IXGBE_WRITE_REG(hw, IXGBE_EXVET, (uint32_t)tpid <<
1880 IXGBE_EXVET_VET_EXT_SHIFT);
1882 reg = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
1883 reg = (reg & (~IXGBE_VLNCTRL_VET)) | (uint32_t)tpid;
1884 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, reg);
1885 reg = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
1886 reg = (reg & (~IXGBE_DMATXCTL_VT_MASK))
1887 | ((uint32_t)tpid << IXGBE_DMATXCTL_VT_SHIFT);
1888 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, reg);
1894 PMD_DRV_LOG(ERR, "Unsupported VLAN type %d", vlan_type);
1902 ixgbe_vlan_hw_filter_disable(struct rte_eth_dev *dev)
1904 struct ixgbe_hw *hw =
1905 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1908 PMD_INIT_FUNC_TRACE();
1910 /* Filter Table Disable */
1911 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
1912 vlnctrl &= ~IXGBE_VLNCTRL_VFE;
1914 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
1918 ixgbe_vlan_hw_filter_enable(struct rte_eth_dev *dev)
1920 struct ixgbe_hw *hw =
1921 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1922 struct ixgbe_vfta *shadow_vfta =
1923 IXGBE_DEV_PRIVATE_TO_VFTA(dev->data->dev_private);
1927 PMD_INIT_FUNC_TRACE();
1929 /* Filter Table Enable */
1930 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
1931 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
1932 vlnctrl |= IXGBE_VLNCTRL_VFE;
1934 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
1936 /* write whatever is in local vfta copy */
1937 for (i = 0; i < IXGBE_VFTA_SIZE; i++)
1938 IXGBE_WRITE_REG(hw, IXGBE_VFTA(i), shadow_vfta->vfta[i]);
1942 ixgbe_vlan_hw_strip_bitmap_set(struct rte_eth_dev *dev, uint16_t queue, bool on)
1944 struct ixgbe_hwstrip *hwstrip =
1945 IXGBE_DEV_PRIVATE_TO_HWSTRIP_BITMAP(dev->data->dev_private);
1946 struct ixgbe_rx_queue *rxq;
1948 if (queue >= IXGBE_MAX_RX_QUEUE_NUM)
1952 IXGBE_SET_HWSTRIP(hwstrip, queue);
1954 IXGBE_CLEAR_HWSTRIP(hwstrip, queue);
1956 if (queue >= dev->data->nb_rx_queues)
1959 rxq = dev->data->rx_queues[queue];
1962 rxq->vlan_flags = PKT_RX_VLAN_PKT | PKT_RX_VLAN_STRIPPED;
1964 rxq->vlan_flags = PKT_RX_VLAN_PKT;
1968 ixgbe_vlan_hw_strip_disable(struct rte_eth_dev *dev, uint16_t queue)
1970 struct ixgbe_hw *hw =
1971 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1974 PMD_INIT_FUNC_TRACE();
1976 if (hw->mac.type == ixgbe_mac_82598EB) {
1977 /* No queue level support */
1978 PMD_INIT_LOG(NOTICE, "82598EB not support queue level hw strip");
1982 /* Other 10G NIC, the VLAN strip can be setup per queue in RXDCTL */
1983 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(queue));
1984 ctrl &= ~IXGBE_RXDCTL_VME;
1985 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(queue), ctrl);
1987 /* record those setting for HW strip per queue */
1988 ixgbe_vlan_hw_strip_bitmap_set(dev, queue, 0);
1992 ixgbe_vlan_hw_strip_enable(struct rte_eth_dev *dev, uint16_t queue)
1994 struct ixgbe_hw *hw =
1995 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1998 PMD_INIT_FUNC_TRACE();
2000 if (hw->mac.type == ixgbe_mac_82598EB) {
2001 /* No queue level supported */
2002 PMD_INIT_LOG(NOTICE, "82598EB not support queue level hw strip");
2006 /* Other 10G NIC, the VLAN strip can be setup per queue in RXDCTL */
2007 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(queue));
2008 ctrl |= IXGBE_RXDCTL_VME;
2009 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(queue), ctrl);
2011 /* record those setting for HW strip per queue */
2012 ixgbe_vlan_hw_strip_bitmap_set(dev, queue, 1);
2016 ixgbe_vlan_hw_strip_disable_all(struct rte_eth_dev *dev)
2018 struct ixgbe_hw *hw =
2019 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2022 struct ixgbe_rx_queue *rxq;
2024 PMD_INIT_FUNC_TRACE();
2026 if (hw->mac.type == ixgbe_mac_82598EB) {
2027 ctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
2028 ctrl &= ~IXGBE_VLNCTRL_VME;
2029 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, ctrl);
2031 /* Other 10G NIC, the VLAN strip can be setup per queue in RXDCTL */
2032 for (i = 0; i < dev->data->nb_rx_queues; i++) {
2033 rxq = dev->data->rx_queues[i];
2034 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(rxq->reg_idx));
2035 ctrl &= ~IXGBE_RXDCTL_VME;
2036 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(rxq->reg_idx), ctrl);
2038 /* record those setting for HW strip per queue */
2039 ixgbe_vlan_hw_strip_bitmap_set(dev, i, 0);
2045 ixgbe_vlan_hw_strip_enable_all(struct rte_eth_dev *dev)
2047 struct ixgbe_hw *hw =
2048 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2051 struct ixgbe_rx_queue *rxq;
2053 PMD_INIT_FUNC_TRACE();
2055 if (hw->mac.type == ixgbe_mac_82598EB) {
2056 ctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
2057 ctrl |= IXGBE_VLNCTRL_VME;
2058 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, ctrl);
2060 /* Other 10G NIC, the VLAN strip can be setup per queue in RXDCTL */
2061 for (i = 0; i < dev->data->nb_rx_queues; i++) {
2062 rxq = dev->data->rx_queues[i];
2063 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(rxq->reg_idx));
2064 ctrl |= IXGBE_RXDCTL_VME;
2065 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(rxq->reg_idx), ctrl);
2067 /* record those setting for HW strip per queue */
2068 ixgbe_vlan_hw_strip_bitmap_set(dev, i, 1);
2074 ixgbe_vlan_hw_extend_disable(struct rte_eth_dev *dev)
2076 struct ixgbe_hw *hw =
2077 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2080 PMD_INIT_FUNC_TRACE();
2082 /* DMATXCTRL: Geric Double VLAN Disable */
2083 ctrl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
2084 ctrl &= ~IXGBE_DMATXCTL_GDV;
2085 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, ctrl);
2087 /* CTRL_EXT: Global Double VLAN Disable */
2088 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
2089 ctrl &= ~IXGBE_EXTENDED_VLAN;
2090 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl);
2095 ixgbe_vlan_hw_extend_enable(struct rte_eth_dev *dev)
2097 struct ixgbe_hw *hw =
2098 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2101 PMD_INIT_FUNC_TRACE();
2103 /* DMATXCTRL: Geric Double VLAN Enable */
2104 ctrl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
2105 ctrl |= IXGBE_DMATXCTL_GDV;
2106 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, ctrl);
2108 /* CTRL_EXT: Global Double VLAN Enable */
2109 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
2110 ctrl |= IXGBE_EXTENDED_VLAN;
2111 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl);
2113 /* Clear pooling mode of PFVTCTL. It's required by X550. */
2114 if (hw->mac.type == ixgbe_mac_X550 ||
2115 hw->mac.type == ixgbe_mac_X550EM_x ||
2116 hw->mac.type == ixgbe_mac_X550EM_a) {
2117 ctrl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
2118 ctrl &= ~IXGBE_VT_CTL_POOLING_MODE_MASK;
2119 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, ctrl);
2123 * VET EXT field in the EXVET register = 0x8100 by default
2124 * So no need to change. Same to VT field of DMATXCTL register
2129 ixgbe_vlan_offload_set(struct rte_eth_dev *dev, int mask)
2131 if (mask & ETH_VLAN_STRIP_MASK) {
2132 if (dev->data->dev_conf.rxmode.hw_vlan_strip)
2133 ixgbe_vlan_hw_strip_enable_all(dev);
2135 ixgbe_vlan_hw_strip_disable_all(dev);
2138 if (mask & ETH_VLAN_FILTER_MASK) {
2139 if (dev->data->dev_conf.rxmode.hw_vlan_filter)
2140 ixgbe_vlan_hw_filter_enable(dev);
2142 ixgbe_vlan_hw_filter_disable(dev);
2145 if (mask & ETH_VLAN_EXTEND_MASK) {
2146 if (dev->data->dev_conf.rxmode.hw_vlan_extend)
2147 ixgbe_vlan_hw_extend_enable(dev);
2149 ixgbe_vlan_hw_extend_disable(dev);
2154 ixgbe_vmdq_vlan_hw_filter_enable(struct rte_eth_dev *dev)
2156 struct ixgbe_hw *hw =
2157 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2158 /* VLNCTRL: enable vlan filtering and allow all vlan tags through */
2159 uint32_t vlanctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
2161 vlanctrl |= IXGBE_VLNCTRL_VFE; /* enable vlan filters */
2162 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlanctrl);
2166 ixgbe_check_vf_rss_rxq_num(struct rte_eth_dev *dev, uint16_t nb_rx_q)
2168 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
2173 RTE_ETH_DEV_SRIOV(dev).active = ETH_64_POOLS;
2176 RTE_ETH_DEV_SRIOV(dev).active = ETH_32_POOLS;
2182 RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool = nb_rx_q;
2183 RTE_ETH_DEV_SRIOV(dev).def_pool_q_idx = pci_dev->max_vfs * nb_rx_q;
2189 ixgbe_check_mq_mode(struct rte_eth_dev *dev)
2191 struct rte_eth_conf *dev_conf = &dev->data->dev_conf;
2192 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2193 uint16_t nb_rx_q = dev->data->nb_rx_queues;
2194 uint16_t nb_tx_q = dev->data->nb_tx_queues;
2196 if (RTE_ETH_DEV_SRIOV(dev).active != 0) {
2197 /* check multi-queue mode */
2198 switch (dev_conf->rxmode.mq_mode) {
2199 case ETH_MQ_RX_VMDQ_DCB:
2200 PMD_INIT_LOG(INFO, "ETH_MQ_RX_VMDQ_DCB mode supported in SRIOV");
2202 case ETH_MQ_RX_VMDQ_DCB_RSS:
2203 /* DCB/RSS VMDQ in SRIOV mode, not implement yet */
2204 PMD_INIT_LOG(ERR, "SRIOV active,"
2205 " unsupported mq_mode rx %d.",
2206 dev_conf->rxmode.mq_mode);
2209 case ETH_MQ_RX_VMDQ_RSS:
2210 dev->data->dev_conf.rxmode.mq_mode = ETH_MQ_RX_VMDQ_RSS;
2211 if (nb_rx_q <= RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool)
2212 if (ixgbe_check_vf_rss_rxq_num(dev, nb_rx_q)) {
2213 PMD_INIT_LOG(ERR, "SRIOV is active,"
2214 " invalid queue number"
2215 " for VMDQ RSS, allowed"
2216 " value are 1, 2 or 4.");
2220 case ETH_MQ_RX_VMDQ_ONLY:
2221 case ETH_MQ_RX_NONE:
2222 /* if nothing mq mode configure, use default scheme */
2223 dev->data->dev_conf.rxmode.mq_mode = ETH_MQ_RX_VMDQ_ONLY;
2224 if (RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool > 1)
2225 RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool = 1;
2227 default: /* ETH_MQ_RX_DCB, ETH_MQ_RX_DCB_RSS or ETH_MQ_TX_DCB*/
2228 /* SRIOV only works in VMDq enable mode */
2229 PMD_INIT_LOG(ERR, "SRIOV is active,"
2230 " wrong mq_mode rx %d.",
2231 dev_conf->rxmode.mq_mode);
2235 switch (dev_conf->txmode.mq_mode) {
2236 case ETH_MQ_TX_VMDQ_DCB:
2237 PMD_INIT_LOG(INFO, "ETH_MQ_TX_VMDQ_DCB mode supported in SRIOV");
2238 dev->data->dev_conf.txmode.mq_mode = ETH_MQ_TX_VMDQ_DCB;
2240 default: /* ETH_MQ_TX_VMDQ_ONLY or ETH_MQ_TX_NONE */
2241 dev->data->dev_conf.txmode.mq_mode = ETH_MQ_TX_VMDQ_ONLY;
2245 /* check valid queue number */
2246 if ((nb_rx_q > RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool) ||
2247 (nb_tx_q > RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool)) {
2248 PMD_INIT_LOG(ERR, "SRIOV is active,"
2249 " nb_rx_q=%d nb_tx_q=%d queue number"
2250 " must be less than or equal to %d.",
2252 RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool);
2256 if (dev_conf->rxmode.mq_mode == ETH_MQ_RX_VMDQ_DCB_RSS) {
2257 PMD_INIT_LOG(ERR, "VMDQ+DCB+RSS mq_mode is"
2261 /* check configuration for vmdb+dcb mode */
2262 if (dev_conf->rxmode.mq_mode == ETH_MQ_RX_VMDQ_DCB) {
2263 const struct rte_eth_vmdq_dcb_conf *conf;
2265 if (nb_rx_q != IXGBE_VMDQ_DCB_NB_QUEUES) {
2266 PMD_INIT_LOG(ERR, "VMDQ+DCB, nb_rx_q != %d.",
2267 IXGBE_VMDQ_DCB_NB_QUEUES);
2270 conf = &dev_conf->rx_adv_conf.vmdq_dcb_conf;
2271 if (!(conf->nb_queue_pools == ETH_16_POOLS ||
2272 conf->nb_queue_pools == ETH_32_POOLS)) {
2273 PMD_INIT_LOG(ERR, "VMDQ+DCB selected,"
2274 " nb_queue_pools must be %d or %d.",
2275 ETH_16_POOLS, ETH_32_POOLS);
2279 if (dev_conf->txmode.mq_mode == ETH_MQ_TX_VMDQ_DCB) {
2280 const struct rte_eth_vmdq_dcb_tx_conf *conf;
2282 if (nb_tx_q != IXGBE_VMDQ_DCB_NB_QUEUES) {
2283 PMD_INIT_LOG(ERR, "VMDQ+DCB, nb_tx_q != %d",
2284 IXGBE_VMDQ_DCB_NB_QUEUES);
2287 conf = &dev_conf->tx_adv_conf.vmdq_dcb_tx_conf;
2288 if (!(conf->nb_queue_pools == ETH_16_POOLS ||
2289 conf->nb_queue_pools == ETH_32_POOLS)) {
2290 PMD_INIT_LOG(ERR, "VMDQ+DCB selected,"
2291 " nb_queue_pools != %d and"
2292 " nb_queue_pools != %d.",
2293 ETH_16_POOLS, ETH_32_POOLS);
2298 /* For DCB mode check our configuration before we go further */
2299 if (dev_conf->rxmode.mq_mode == ETH_MQ_RX_DCB) {
2300 const struct rte_eth_dcb_rx_conf *conf;
2302 if (nb_rx_q != IXGBE_DCB_NB_QUEUES) {
2303 PMD_INIT_LOG(ERR, "DCB selected, nb_rx_q != %d.",
2304 IXGBE_DCB_NB_QUEUES);
2307 conf = &dev_conf->rx_adv_conf.dcb_rx_conf;
2308 if (!(conf->nb_tcs == ETH_4_TCS ||
2309 conf->nb_tcs == ETH_8_TCS)) {
2310 PMD_INIT_LOG(ERR, "DCB selected, nb_tcs != %d"
2311 " and nb_tcs != %d.",
2312 ETH_4_TCS, ETH_8_TCS);
2317 if (dev_conf->txmode.mq_mode == ETH_MQ_TX_DCB) {
2318 const struct rte_eth_dcb_tx_conf *conf;
2320 if (nb_tx_q != IXGBE_DCB_NB_QUEUES) {
2321 PMD_INIT_LOG(ERR, "DCB, nb_tx_q != %d.",
2322 IXGBE_DCB_NB_QUEUES);
2325 conf = &dev_conf->tx_adv_conf.dcb_tx_conf;
2326 if (!(conf->nb_tcs == ETH_4_TCS ||
2327 conf->nb_tcs == ETH_8_TCS)) {
2328 PMD_INIT_LOG(ERR, "DCB selected, nb_tcs != %d"
2329 " and nb_tcs != %d.",
2330 ETH_4_TCS, ETH_8_TCS);
2336 * When DCB/VT is off, maximum number of queues changes,
2337 * except for 82598EB, which remains constant.
2339 if (dev_conf->txmode.mq_mode == ETH_MQ_TX_NONE &&
2340 hw->mac.type != ixgbe_mac_82598EB) {
2341 if (nb_tx_q > IXGBE_NONE_MODE_TX_NB_QUEUES) {
2343 "Neither VT nor DCB are enabled, "
2345 IXGBE_NONE_MODE_TX_NB_QUEUES);
2354 ixgbe_dev_configure(struct rte_eth_dev *dev)
2356 struct ixgbe_interrupt *intr =
2357 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
2358 struct ixgbe_adapter *adapter =
2359 (struct ixgbe_adapter *)dev->data->dev_private;
2362 PMD_INIT_FUNC_TRACE();
2363 /* multipe queue mode checking */
2364 ret = ixgbe_check_mq_mode(dev);
2366 PMD_DRV_LOG(ERR, "ixgbe_check_mq_mode fails with %d.",
2371 /* set flag to update link status after init */
2372 intr->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
2375 * Initialize to TRUE. If any of Rx queues doesn't meet the bulk
2376 * allocation or vector Rx preconditions we will reset it.
2378 adapter->rx_bulk_alloc_allowed = true;
2379 adapter->rx_vec_allowed = true;
2385 ixgbe_dev_phy_intr_setup(struct rte_eth_dev *dev)
2387 struct ixgbe_hw *hw =
2388 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2389 struct ixgbe_interrupt *intr =
2390 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
2393 /* only set up it on X550EM_X */
2394 if (hw->mac.type == ixgbe_mac_X550EM_x) {
2395 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
2396 gpie |= IXGBE_SDP0_GPIEN_X550EM_x;
2397 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
2398 if (hw->phy.type == ixgbe_phy_x550em_ext_t)
2399 intr->mask |= IXGBE_EICR_GPI_SDP0_X550EM_x;
2404 ixgbe_set_vf_rate_limit(struct rte_eth_dev *dev, uint16_t vf,
2405 uint16_t tx_rate, uint64_t q_msk)
2407 struct ixgbe_hw *hw;
2408 struct ixgbe_vf_info *vfinfo;
2409 struct rte_eth_link link;
2410 uint8_t nb_q_per_pool;
2411 uint32_t queue_stride;
2412 uint32_t queue_idx, idx = 0, vf_idx;
2414 uint16_t total_rate = 0;
2415 struct rte_pci_device *pci_dev;
2417 pci_dev = RTE_ETH_DEV_TO_PCI(dev);
2418 rte_eth_link_get_nowait(dev->data->port_id, &link);
2420 if (vf >= pci_dev->max_vfs)
2423 if (tx_rate > link.link_speed)
2429 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2430 vfinfo = *(IXGBE_DEV_PRIVATE_TO_P_VFDATA(dev->data->dev_private));
2431 nb_q_per_pool = RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool;
2432 queue_stride = IXGBE_MAX_RX_QUEUE_NUM / RTE_ETH_DEV_SRIOV(dev).active;
2433 queue_idx = vf * queue_stride;
2434 queue_end = queue_idx + nb_q_per_pool - 1;
2435 if (queue_end >= hw->mac.max_tx_queues)
2439 for (vf_idx = 0; vf_idx < pci_dev->max_vfs; vf_idx++) {
2442 for (idx = 0; idx < RTE_DIM(vfinfo[vf_idx].tx_rate);
2444 total_rate += vfinfo[vf_idx].tx_rate[idx];
2450 /* Store tx_rate for this vf. */
2451 for (idx = 0; idx < nb_q_per_pool; idx++) {
2452 if (((uint64_t)0x1 << idx) & q_msk) {
2453 if (vfinfo[vf].tx_rate[idx] != tx_rate)
2454 vfinfo[vf].tx_rate[idx] = tx_rate;
2455 total_rate += tx_rate;
2459 if (total_rate > dev->data->dev_link.link_speed) {
2460 /* Reset stored TX rate of the VF if it causes exceed
2463 memset(vfinfo[vf].tx_rate, 0, sizeof(vfinfo[vf].tx_rate));
2467 /* Set RTTBCNRC of each queue/pool for vf X */
2468 for (; queue_idx <= queue_end; queue_idx++) {
2470 ixgbe_set_queue_rate_limit(dev, queue_idx, tx_rate);
2478 * Configure device link speed and setup link.
2479 * It returns 0 on success.
2482 ixgbe_dev_start(struct rte_eth_dev *dev)
2484 struct ixgbe_hw *hw =
2485 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2486 struct ixgbe_vf_info *vfinfo =
2487 *IXGBE_DEV_PRIVATE_TO_P_VFDATA(dev->data->dev_private);
2488 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
2489 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
2490 uint32_t intr_vector = 0;
2491 int err, link_up = 0, negotiate = 0;
2496 uint32_t *link_speeds;
2497 struct ixgbe_tm_conf *tm_conf =
2498 IXGBE_DEV_PRIVATE_TO_TM_CONF(dev->data->dev_private);
2500 PMD_INIT_FUNC_TRACE();
2502 /* IXGBE devices don't support:
2503 * - half duplex (checked afterwards for valid speeds)
2504 * - fixed speed: TODO implement
2506 if (dev->data->dev_conf.link_speeds & ETH_LINK_SPEED_FIXED) {
2508 "Invalid link_speeds for port %u, fix speed not supported",
2509 dev->data->port_id);
2513 /* disable uio/vfio intr/eventfd mapping */
2514 rte_intr_disable(intr_handle);
2517 hw->adapter_stopped = 0;
2518 ixgbe_stop_adapter(hw);
2520 /* reinitialize adapter
2521 * this calls reset and start
2523 status = ixgbe_pf_reset_hw(hw);
2526 hw->mac.ops.start_hw(hw);
2527 hw->mac.get_link_status = true;
2529 /* configure PF module if SRIOV enabled */
2530 ixgbe_pf_host_configure(dev);
2532 ixgbe_dev_phy_intr_setup(dev);
2534 /* check and configure queue intr-vector mapping */
2535 if ((rte_intr_cap_multiple(intr_handle) ||
2536 !RTE_ETH_DEV_SRIOV(dev).active) &&
2537 dev->data->dev_conf.intr_conf.rxq != 0) {
2538 intr_vector = dev->data->nb_rx_queues;
2539 if (intr_vector > IXGBE_MAX_INTR_QUEUE_NUM) {
2540 PMD_INIT_LOG(ERR, "At most %d intr queues supported",
2541 IXGBE_MAX_INTR_QUEUE_NUM);
2544 if (rte_intr_efd_enable(intr_handle, intr_vector))
2548 if (rte_intr_dp_is_en(intr_handle) && !intr_handle->intr_vec) {
2549 intr_handle->intr_vec =
2550 rte_zmalloc("intr_vec",
2551 dev->data->nb_rx_queues * sizeof(int), 0);
2552 if (intr_handle->intr_vec == NULL) {
2553 PMD_INIT_LOG(ERR, "Failed to allocate %d rx_queues"
2554 " intr_vec", dev->data->nb_rx_queues);
2559 /* confiugre msix for sleep until rx interrupt */
2560 ixgbe_configure_msix(dev);
2562 /* initialize transmission unit */
2563 ixgbe_dev_tx_init(dev);
2565 /* This can fail when allocating mbufs for descriptor rings */
2566 err = ixgbe_dev_rx_init(dev);
2568 PMD_INIT_LOG(ERR, "Unable to initialize RX hardware");
2572 mask = ETH_VLAN_STRIP_MASK | ETH_VLAN_FILTER_MASK |
2573 ETH_VLAN_EXTEND_MASK;
2574 ixgbe_vlan_offload_set(dev, mask);
2576 if (dev->data->dev_conf.rxmode.mq_mode == ETH_MQ_RX_VMDQ_ONLY) {
2577 /* Enable vlan filtering for VMDq */
2578 ixgbe_vmdq_vlan_hw_filter_enable(dev);
2581 /* Configure DCB hw */
2582 ixgbe_configure_dcb(dev);
2584 if (dev->data->dev_conf.fdir_conf.mode != RTE_FDIR_MODE_NONE) {
2585 err = ixgbe_fdir_configure(dev);
2590 /* Restore vf rate limit */
2591 if (vfinfo != NULL) {
2592 for (vf = 0; vf < pci_dev->max_vfs; vf++)
2593 for (idx = 0; idx < IXGBE_MAX_QUEUE_NUM_PER_VF; idx++)
2594 if (vfinfo[vf].tx_rate[idx] != 0)
2595 ixgbe_set_vf_rate_limit(
2597 vfinfo[vf].tx_rate[idx],
2601 ixgbe_restore_statistics_mapping(dev);
2603 err = ixgbe_dev_rxtx_start(dev);
2605 PMD_INIT_LOG(ERR, "Unable to start rxtx queues");
2609 /* Skip link setup if loopback mode is enabled for 82599. */
2610 if (hw->mac.type == ixgbe_mac_82599EB &&
2611 dev->data->dev_conf.lpbk_mode == IXGBE_LPBK_82599_TX_RX)
2612 goto skip_link_setup;
2614 if (ixgbe_is_sfp(hw) && hw->phy.multispeed_fiber) {
2615 err = hw->mac.ops.setup_sfp(hw);
2620 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper) {
2621 /* Turn on the copper */
2622 ixgbe_set_phy_power(hw, true);
2624 /* Turn on the laser */
2625 ixgbe_enable_tx_laser(hw);
2628 err = ixgbe_check_link(hw, &speed, &link_up, 0);
2631 dev->data->dev_link.link_status = link_up;
2633 err = ixgbe_get_link_capabilities(hw, &speed, &negotiate);
2637 link_speeds = &dev->data->dev_conf.link_speeds;
2638 if (*link_speeds & ~(ETH_LINK_SPEED_100M | ETH_LINK_SPEED_1G |
2639 ETH_LINK_SPEED_10G)) {
2640 PMD_INIT_LOG(ERR, "Invalid link setting");
2645 if (*link_speeds == ETH_LINK_SPEED_AUTONEG) {
2646 switch (hw->mac.type) {
2647 case ixgbe_mac_82598EB:
2648 speed = IXGBE_LINK_SPEED_82598_AUTONEG;
2650 case ixgbe_mac_82599EB:
2651 case ixgbe_mac_X540:
2652 speed = IXGBE_LINK_SPEED_82599_AUTONEG;
2654 case ixgbe_mac_X550:
2655 case ixgbe_mac_X550EM_x:
2656 case ixgbe_mac_X550EM_a:
2657 speed = IXGBE_LINK_SPEED_X550_AUTONEG;
2660 speed = IXGBE_LINK_SPEED_82599_AUTONEG;
2663 if (*link_speeds & ETH_LINK_SPEED_10G)
2664 speed |= IXGBE_LINK_SPEED_10GB_FULL;
2665 if (*link_speeds & ETH_LINK_SPEED_1G)
2666 speed |= IXGBE_LINK_SPEED_1GB_FULL;
2667 if (*link_speeds & ETH_LINK_SPEED_100M)
2668 speed |= IXGBE_LINK_SPEED_100_FULL;
2671 err = ixgbe_setup_link(hw, speed, link_up);
2677 if (rte_intr_allow_others(intr_handle)) {
2678 /* check if lsc interrupt is enabled */
2679 if (dev->data->dev_conf.intr_conf.lsc != 0)
2680 ixgbe_dev_lsc_interrupt_setup(dev, TRUE);
2682 ixgbe_dev_lsc_interrupt_setup(dev, FALSE);
2683 ixgbe_dev_macsec_interrupt_setup(dev);
2685 rte_intr_callback_unregister(intr_handle,
2686 ixgbe_dev_interrupt_handler, dev);
2687 if (dev->data->dev_conf.intr_conf.lsc != 0)
2688 PMD_INIT_LOG(INFO, "lsc won't enable because of"
2689 " no intr multiplex");
2692 /* check if rxq interrupt is enabled */
2693 if (dev->data->dev_conf.intr_conf.rxq != 0 &&
2694 rte_intr_dp_is_en(intr_handle))
2695 ixgbe_dev_rxq_interrupt_setup(dev);
2697 /* enable uio/vfio intr/eventfd mapping */
2698 rte_intr_enable(intr_handle);
2700 /* resume enabled intr since hw reset */
2701 ixgbe_enable_intr(dev);
2702 ixgbe_l2_tunnel_conf(dev);
2703 ixgbe_filter_restore(dev);
2705 if (tm_conf->root && !tm_conf->committed)
2706 PMD_DRV_LOG(WARNING,
2707 "please call hierarchy_commit() "
2708 "before starting the port");
2713 PMD_INIT_LOG(ERR, "failure in ixgbe_dev_start(): %d", err);
2714 ixgbe_dev_clear_queues(dev);
2719 * Stop device: disable rx and tx functions to allow for reconfiguring.
2722 ixgbe_dev_stop(struct rte_eth_dev *dev)
2724 struct rte_eth_link link;
2725 struct ixgbe_hw *hw =
2726 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2727 struct ixgbe_vf_info *vfinfo =
2728 *IXGBE_DEV_PRIVATE_TO_P_VFDATA(dev->data->dev_private);
2729 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
2730 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
2732 struct ixgbe_tm_conf *tm_conf =
2733 IXGBE_DEV_PRIVATE_TO_TM_CONF(dev->data->dev_private);
2735 PMD_INIT_FUNC_TRACE();
2737 /* disable interrupts */
2738 ixgbe_disable_intr(hw);
2741 ixgbe_pf_reset_hw(hw);
2742 hw->adapter_stopped = 0;
2745 ixgbe_stop_adapter(hw);
2747 for (vf = 0; vfinfo != NULL && vf < pci_dev->max_vfs; vf++)
2748 vfinfo[vf].clear_to_send = false;
2750 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper) {
2751 /* Turn off the copper */
2752 ixgbe_set_phy_power(hw, false);
2754 /* Turn off the laser */
2755 ixgbe_disable_tx_laser(hw);
2758 ixgbe_dev_clear_queues(dev);
2760 /* Clear stored conf */
2761 dev->data->scattered_rx = 0;
2764 /* Clear recorded link status */
2765 memset(&link, 0, sizeof(link));
2766 rte_ixgbe_dev_atomic_write_link_status(dev, &link);
2768 if (!rte_intr_allow_others(intr_handle))
2769 /* resume to the default handler */
2770 rte_intr_callback_register(intr_handle,
2771 ixgbe_dev_interrupt_handler,
2774 /* Clean datapath event and queue/vec mapping */
2775 rte_intr_efd_disable(intr_handle);
2776 if (intr_handle->intr_vec != NULL) {
2777 rte_free(intr_handle->intr_vec);
2778 intr_handle->intr_vec = NULL;
2781 /* reset hierarchy commit */
2782 tm_conf->committed = false;
2786 * Set device link up: enable tx.
2789 ixgbe_dev_set_link_up(struct rte_eth_dev *dev)
2791 struct ixgbe_hw *hw =
2792 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2793 if (hw->mac.type == ixgbe_mac_82599EB) {
2794 #ifdef RTE_LIBRTE_IXGBE_BYPASS
2795 if (hw->device_id == IXGBE_DEV_ID_82599_BYPASS) {
2796 /* Not suported in bypass mode */
2797 PMD_INIT_LOG(ERR, "Set link up is not supported "
2798 "by device id 0x%x", hw->device_id);
2804 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper) {
2805 /* Turn on the copper */
2806 ixgbe_set_phy_power(hw, true);
2808 /* Turn on the laser */
2809 ixgbe_enable_tx_laser(hw);
2816 * Set device link down: disable tx.
2819 ixgbe_dev_set_link_down(struct rte_eth_dev *dev)
2821 struct ixgbe_hw *hw =
2822 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2823 if (hw->mac.type == ixgbe_mac_82599EB) {
2824 #ifdef RTE_LIBRTE_IXGBE_BYPASS
2825 if (hw->device_id == IXGBE_DEV_ID_82599_BYPASS) {
2826 /* Not suported in bypass mode */
2827 PMD_INIT_LOG(ERR, "Set link down is not supported "
2828 "by device id 0x%x", hw->device_id);
2834 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper) {
2835 /* Turn off the copper */
2836 ixgbe_set_phy_power(hw, false);
2838 /* Turn off the laser */
2839 ixgbe_disable_tx_laser(hw);
2846 * Reset and stop device.
2849 ixgbe_dev_close(struct rte_eth_dev *dev)
2851 struct ixgbe_hw *hw =
2852 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2854 PMD_INIT_FUNC_TRACE();
2856 ixgbe_pf_reset_hw(hw);
2858 ixgbe_dev_stop(dev);
2859 hw->adapter_stopped = 1;
2861 ixgbe_dev_free_queues(dev);
2863 ixgbe_disable_pcie_master(hw);
2865 /* reprogram the RAR[0] in case user changed it. */
2866 ixgbe_set_rar(hw, 0, hw->mac.addr, 0, IXGBE_RAH_AV);
2873 ixgbe_dev_reset(struct rte_eth_dev *dev)
2877 /* When a DPDK PMD PF begin to reset PF port, it should notify all
2878 * its VF to make them align with it. The detailed notification
2879 * mechanism is PMD specific. As to ixgbe PF, it is rather complex.
2880 * To avoid unexpected behavior in VF, currently reset of PF with
2881 * SR-IOV activation is not supported. It might be supported later.
2883 if (dev->data->sriov.active)
2886 ret = eth_ixgbe_dev_uninit(dev);
2890 ret = eth_ixgbe_dev_init(dev);
2896 ixgbe_read_stats_registers(struct ixgbe_hw *hw,
2897 struct ixgbe_hw_stats *hw_stats,
2898 struct ixgbe_macsec_stats *macsec_stats,
2899 uint64_t *total_missed_rx, uint64_t *total_qbrc,
2900 uint64_t *total_qprc, uint64_t *total_qprdc)
2902 uint32_t bprc, lxon, lxoff, total;
2903 uint32_t delta_gprc = 0;
2905 /* Workaround for RX byte count not including CRC bytes when CRC
2906 * strip is enabled. CRC bytes are removed from counters when crc_strip
2909 int crc_strip = (IXGBE_READ_REG(hw, IXGBE_HLREG0) &
2910 IXGBE_HLREG0_RXCRCSTRP);
2912 hw_stats->crcerrs += IXGBE_READ_REG(hw, IXGBE_CRCERRS);
2913 hw_stats->illerrc += IXGBE_READ_REG(hw, IXGBE_ILLERRC);
2914 hw_stats->errbc += IXGBE_READ_REG(hw, IXGBE_ERRBC);
2915 hw_stats->mspdc += IXGBE_READ_REG(hw, IXGBE_MSPDC);
2917 for (i = 0; i < 8; i++) {
2918 uint32_t mp = IXGBE_READ_REG(hw, IXGBE_MPC(i));
2920 /* global total per queue */
2921 hw_stats->mpc[i] += mp;
2922 /* Running comprehensive total for stats display */
2923 *total_missed_rx += hw_stats->mpc[i];
2924 if (hw->mac.type == ixgbe_mac_82598EB) {
2925 hw_stats->rnbc[i] +=
2926 IXGBE_READ_REG(hw, IXGBE_RNBC(i));
2927 hw_stats->pxonrxc[i] +=
2928 IXGBE_READ_REG(hw, IXGBE_PXONRXC(i));
2929 hw_stats->pxoffrxc[i] +=
2930 IXGBE_READ_REG(hw, IXGBE_PXOFFRXC(i));
2932 hw_stats->pxonrxc[i] +=
2933 IXGBE_READ_REG(hw, IXGBE_PXONRXCNT(i));
2934 hw_stats->pxoffrxc[i] +=
2935 IXGBE_READ_REG(hw, IXGBE_PXOFFRXCNT(i));
2936 hw_stats->pxon2offc[i] +=
2937 IXGBE_READ_REG(hw, IXGBE_PXON2OFFCNT(i));
2939 hw_stats->pxontxc[i] +=
2940 IXGBE_READ_REG(hw, IXGBE_PXONTXC(i));
2941 hw_stats->pxofftxc[i] +=
2942 IXGBE_READ_REG(hw, IXGBE_PXOFFTXC(i));
2944 for (i = 0; i < IXGBE_QUEUE_STAT_COUNTERS; i++) {
2945 uint32_t delta_qprc = IXGBE_READ_REG(hw, IXGBE_QPRC(i));
2946 uint32_t delta_qptc = IXGBE_READ_REG(hw, IXGBE_QPTC(i));
2947 uint32_t delta_qprdc = IXGBE_READ_REG(hw, IXGBE_QPRDC(i));
2949 delta_gprc += delta_qprc;
2951 hw_stats->qprc[i] += delta_qprc;
2952 hw_stats->qptc[i] += delta_qptc;
2954 hw_stats->qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC_L(i));
2955 hw_stats->qbrc[i] +=
2956 ((uint64_t)IXGBE_READ_REG(hw, IXGBE_QBRC_H(i)) << 32);
2958 hw_stats->qbrc[i] -= delta_qprc * ETHER_CRC_LEN;
2960 hw_stats->qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC_L(i));
2961 hw_stats->qbtc[i] +=
2962 ((uint64_t)IXGBE_READ_REG(hw, IXGBE_QBTC_H(i)) << 32);
2964 hw_stats->qprdc[i] += delta_qprdc;
2965 *total_qprdc += hw_stats->qprdc[i];
2967 *total_qprc += hw_stats->qprc[i];
2968 *total_qbrc += hw_stats->qbrc[i];
2970 hw_stats->mlfc += IXGBE_READ_REG(hw, IXGBE_MLFC);
2971 hw_stats->mrfc += IXGBE_READ_REG(hw, IXGBE_MRFC);
2972 hw_stats->rlec += IXGBE_READ_REG(hw, IXGBE_RLEC);
2975 * An errata states that gprc actually counts good + missed packets:
2976 * Workaround to set gprc to summated queue packet receives
2978 hw_stats->gprc = *total_qprc;
2980 if (hw->mac.type != ixgbe_mac_82598EB) {
2981 hw_stats->gorc += IXGBE_READ_REG(hw, IXGBE_GORCL);
2982 hw_stats->gorc += ((u64)IXGBE_READ_REG(hw, IXGBE_GORCH) << 32);
2983 hw_stats->gotc += IXGBE_READ_REG(hw, IXGBE_GOTCL);
2984 hw_stats->gotc += ((u64)IXGBE_READ_REG(hw, IXGBE_GOTCH) << 32);
2985 hw_stats->tor += IXGBE_READ_REG(hw, IXGBE_TORL);
2986 hw_stats->tor += ((u64)IXGBE_READ_REG(hw, IXGBE_TORH) << 32);
2987 hw_stats->lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXCNT);
2988 hw_stats->lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXCNT);
2990 hw_stats->lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXC);
2991 hw_stats->lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXC);
2992 /* 82598 only has a counter in the high register */
2993 hw_stats->gorc += IXGBE_READ_REG(hw, IXGBE_GORCH);
2994 hw_stats->gotc += IXGBE_READ_REG(hw, IXGBE_GOTCH);
2995 hw_stats->tor += IXGBE_READ_REG(hw, IXGBE_TORH);
2997 uint64_t old_tpr = hw_stats->tpr;
2999 hw_stats->tpr += IXGBE_READ_REG(hw, IXGBE_TPR);
3000 hw_stats->tpt += IXGBE_READ_REG(hw, IXGBE_TPT);
3003 hw_stats->gorc -= delta_gprc * ETHER_CRC_LEN;
3005 uint64_t delta_gptc = IXGBE_READ_REG(hw, IXGBE_GPTC);
3006 hw_stats->gptc += delta_gptc;
3007 hw_stats->gotc -= delta_gptc * ETHER_CRC_LEN;
3008 hw_stats->tor -= (hw_stats->tpr - old_tpr) * ETHER_CRC_LEN;
3011 * Workaround: mprc hardware is incorrectly counting
3012 * broadcasts, so for now we subtract those.
3014 bprc = IXGBE_READ_REG(hw, IXGBE_BPRC);
3015 hw_stats->bprc += bprc;
3016 hw_stats->mprc += IXGBE_READ_REG(hw, IXGBE_MPRC);
3017 if (hw->mac.type == ixgbe_mac_82598EB)
3018 hw_stats->mprc -= bprc;
3020 hw_stats->prc64 += IXGBE_READ_REG(hw, IXGBE_PRC64);
3021 hw_stats->prc127 += IXGBE_READ_REG(hw, IXGBE_PRC127);
3022 hw_stats->prc255 += IXGBE_READ_REG(hw, IXGBE_PRC255);
3023 hw_stats->prc511 += IXGBE_READ_REG(hw, IXGBE_PRC511);
3024 hw_stats->prc1023 += IXGBE_READ_REG(hw, IXGBE_PRC1023);
3025 hw_stats->prc1522 += IXGBE_READ_REG(hw, IXGBE_PRC1522);
3027 lxon = IXGBE_READ_REG(hw, IXGBE_LXONTXC);
3028 hw_stats->lxontxc += lxon;
3029 lxoff = IXGBE_READ_REG(hw, IXGBE_LXOFFTXC);
3030 hw_stats->lxofftxc += lxoff;
3031 total = lxon + lxoff;
3033 hw_stats->mptc += IXGBE_READ_REG(hw, IXGBE_MPTC);
3034 hw_stats->ptc64 += IXGBE_READ_REG(hw, IXGBE_PTC64);
3035 hw_stats->gptc -= total;
3036 hw_stats->mptc -= total;
3037 hw_stats->ptc64 -= total;
3038 hw_stats->gotc -= total * ETHER_MIN_LEN;
3040 hw_stats->ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
3041 hw_stats->rfc += IXGBE_READ_REG(hw, IXGBE_RFC);
3042 hw_stats->roc += IXGBE_READ_REG(hw, IXGBE_ROC);
3043 hw_stats->rjc += IXGBE_READ_REG(hw, IXGBE_RJC);
3044 hw_stats->mngprc += IXGBE_READ_REG(hw, IXGBE_MNGPRC);
3045 hw_stats->mngpdc += IXGBE_READ_REG(hw, IXGBE_MNGPDC);
3046 hw_stats->mngptc += IXGBE_READ_REG(hw, IXGBE_MNGPTC);
3047 hw_stats->ptc127 += IXGBE_READ_REG(hw, IXGBE_PTC127);
3048 hw_stats->ptc255 += IXGBE_READ_REG(hw, IXGBE_PTC255);
3049 hw_stats->ptc511 += IXGBE_READ_REG(hw, IXGBE_PTC511);
3050 hw_stats->ptc1023 += IXGBE_READ_REG(hw, IXGBE_PTC1023);
3051 hw_stats->ptc1522 += IXGBE_READ_REG(hw, IXGBE_PTC1522);
3052 hw_stats->bptc += IXGBE_READ_REG(hw, IXGBE_BPTC);
3053 hw_stats->xec += IXGBE_READ_REG(hw, IXGBE_XEC);
3054 hw_stats->fccrc += IXGBE_READ_REG(hw, IXGBE_FCCRC);
3055 hw_stats->fclast += IXGBE_READ_REG(hw, IXGBE_FCLAST);
3056 /* Only read FCOE on 82599 */
3057 if (hw->mac.type != ixgbe_mac_82598EB) {
3058 hw_stats->fcoerpdc += IXGBE_READ_REG(hw, IXGBE_FCOERPDC);
3059 hw_stats->fcoeprc += IXGBE_READ_REG(hw, IXGBE_FCOEPRC);
3060 hw_stats->fcoeptc += IXGBE_READ_REG(hw, IXGBE_FCOEPTC);
3061 hw_stats->fcoedwrc += IXGBE_READ_REG(hw, IXGBE_FCOEDWRC);
3062 hw_stats->fcoedwtc += IXGBE_READ_REG(hw, IXGBE_FCOEDWTC);
3065 /* Flow Director Stats registers */
3066 hw_stats->fdirmatch += IXGBE_READ_REG(hw, IXGBE_FDIRMATCH);
3067 hw_stats->fdirmiss += IXGBE_READ_REG(hw, IXGBE_FDIRMISS);
3069 /* MACsec Stats registers */
3070 macsec_stats->out_pkts_untagged += IXGBE_READ_REG(hw, IXGBE_LSECTXUT);
3071 macsec_stats->out_pkts_encrypted +=
3072 IXGBE_READ_REG(hw, IXGBE_LSECTXPKTE);
3073 macsec_stats->out_pkts_protected +=
3074 IXGBE_READ_REG(hw, IXGBE_LSECTXPKTP);
3075 macsec_stats->out_octets_encrypted +=
3076 IXGBE_READ_REG(hw, IXGBE_LSECTXOCTE);
3077 macsec_stats->out_octets_protected +=
3078 IXGBE_READ_REG(hw, IXGBE_LSECTXOCTP);
3079 macsec_stats->in_pkts_untagged += IXGBE_READ_REG(hw, IXGBE_LSECRXUT);
3080 macsec_stats->in_pkts_badtag += IXGBE_READ_REG(hw, IXGBE_LSECRXBAD);
3081 macsec_stats->in_pkts_nosci += IXGBE_READ_REG(hw, IXGBE_LSECRXNOSCI);
3082 macsec_stats->in_pkts_unknownsci +=
3083 IXGBE_READ_REG(hw, IXGBE_LSECRXUNSCI);
3084 macsec_stats->in_octets_decrypted +=
3085 IXGBE_READ_REG(hw, IXGBE_LSECRXOCTD);
3086 macsec_stats->in_octets_validated +=
3087 IXGBE_READ_REG(hw, IXGBE_LSECRXOCTV);
3088 macsec_stats->in_pkts_unchecked += IXGBE_READ_REG(hw, IXGBE_LSECRXUNCH);
3089 macsec_stats->in_pkts_delayed += IXGBE_READ_REG(hw, IXGBE_LSECRXDELAY);
3090 macsec_stats->in_pkts_late += IXGBE_READ_REG(hw, IXGBE_LSECRXLATE);
3091 for (i = 0; i < 2; i++) {
3092 macsec_stats->in_pkts_ok +=
3093 IXGBE_READ_REG(hw, IXGBE_LSECRXOK(i));
3094 macsec_stats->in_pkts_invalid +=
3095 IXGBE_READ_REG(hw, IXGBE_LSECRXINV(i));
3096 macsec_stats->in_pkts_notvalid +=
3097 IXGBE_READ_REG(hw, IXGBE_LSECRXNV(i));
3099 macsec_stats->in_pkts_unusedsa += IXGBE_READ_REG(hw, IXGBE_LSECRXUNSA);
3100 macsec_stats->in_pkts_notusingsa +=
3101 IXGBE_READ_REG(hw, IXGBE_LSECRXNUSA);
3105 * This function is based on ixgbe_update_stats_counters() in ixgbe/ixgbe.c
3108 ixgbe_dev_stats_get(struct rte_eth_dev *dev, struct rte_eth_stats *stats)
3110 struct ixgbe_hw *hw =
3111 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3112 struct ixgbe_hw_stats *hw_stats =
3113 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3114 struct ixgbe_macsec_stats *macsec_stats =
3115 IXGBE_DEV_PRIVATE_TO_MACSEC_STATS(
3116 dev->data->dev_private);
3117 uint64_t total_missed_rx, total_qbrc, total_qprc, total_qprdc;
3120 total_missed_rx = 0;
3125 ixgbe_read_stats_registers(hw, hw_stats, macsec_stats, &total_missed_rx,
3126 &total_qbrc, &total_qprc, &total_qprdc);
3131 /* Fill out the rte_eth_stats statistics structure */
3132 stats->ipackets = total_qprc;
3133 stats->ibytes = total_qbrc;
3134 stats->opackets = hw_stats->gptc;
3135 stats->obytes = hw_stats->gotc;
3137 for (i = 0; i < IXGBE_QUEUE_STAT_COUNTERS; i++) {
3138 stats->q_ipackets[i] = hw_stats->qprc[i];
3139 stats->q_opackets[i] = hw_stats->qptc[i];
3140 stats->q_ibytes[i] = hw_stats->qbrc[i];
3141 stats->q_obytes[i] = hw_stats->qbtc[i];
3142 stats->q_errors[i] = hw_stats->qprdc[i];
3146 stats->imissed = total_missed_rx;
3147 stats->ierrors = hw_stats->crcerrs +
3163 ixgbe_dev_stats_reset(struct rte_eth_dev *dev)
3165 struct ixgbe_hw_stats *stats =
3166 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3168 /* HW registers are cleared on read */
3169 ixgbe_dev_stats_get(dev, NULL);
3171 /* Reset software totals */
3172 memset(stats, 0, sizeof(*stats));
3175 /* This function calculates the number of xstats based on the current config */
3177 ixgbe_xstats_calc_num(void) {
3178 return IXGBE_NB_HW_STATS + IXGBE_NB_MACSEC_STATS +
3179 (IXGBE_NB_RXQ_PRIO_STATS * IXGBE_NB_RXQ_PRIO_VALUES) +
3180 (IXGBE_NB_TXQ_PRIO_STATS * IXGBE_NB_TXQ_PRIO_VALUES);
3183 static int ixgbe_dev_xstats_get_names(__rte_unused struct rte_eth_dev *dev,
3184 struct rte_eth_xstat_name *xstats_names, __rte_unused unsigned int size)
3186 const unsigned cnt_stats = ixgbe_xstats_calc_num();
3187 unsigned stat, i, count;
3189 if (xstats_names != NULL) {
3192 /* Note: limit >= cnt_stats checked upstream
3193 * in rte_eth_xstats_names()
3196 /* Extended stats from ixgbe_hw_stats */
3197 for (i = 0; i < IXGBE_NB_HW_STATS; i++) {
3198 snprintf(xstats_names[count].name,
3199 sizeof(xstats_names[count].name),
3201 rte_ixgbe_stats_strings[i].name);
3206 for (i = 0; i < IXGBE_NB_MACSEC_STATS; i++) {
3207 snprintf(xstats_names[count].name,
3208 sizeof(xstats_names[count].name),
3210 rte_ixgbe_macsec_strings[i].name);
3214 /* RX Priority Stats */
3215 for (stat = 0; stat < IXGBE_NB_RXQ_PRIO_STATS; stat++) {
3216 for (i = 0; i < IXGBE_NB_RXQ_PRIO_VALUES; i++) {
3217 snprintf(xstats_names[count].name,
3218 sizeof(xstats_names[count].name),
3219 "rx_priority%u_%s", i,
3220 rte_ixgbe_rxq_strings[stat].name);
3225 /* TX Priority Stats */
3226 for (stat = 0; stat < IXGBE_NB_TXQ_PRIO_STATS; stat++) {
3227 for (i = 0; i < IXGBE_NB_TXQ_PRIO_VALUES; i++) {
3228 snprintf(xstats_names[count].name,
3229 sizeof(xstats_names[count].name),
3230 "tx_priority%u_%s", i,
3231 rte_ixgbe_txq_strings[stat].name);
3239 static int ixgbe_dev_xstats_get_names_by_id(
3240 struct rte_eth_dev *dev,
3241 struct rte_eth_xstat_name *xstats_names,
3242 const uint64_t *ids,
3246 const unsigned int cnt_stats = ixgbe_xstats_calc_num();
3247 unsigned int stat, i, count;
3249 if (xstats_names != NULL) {
3252 /* Note: limit >= cnt_stats checked upstream
3253 * in rte_eth_xstats_names()
3256 /* Extended stats from ixgbe_hw_stats */
3257 for (i = 0; i < IXGBE_NB_HW_STATS; i++) {
3258 snprintf(xstats_names[count].name,
3259 sizeof(xstats_names[count].name),
3261 rte_ixgbe_stats_strings[i].name);
3266 for (i = 0; i < IXGBE_NB_MACSEC_STATS; i++) {
3267 snprintf(xstats_names[count].name,
3268 sizeof(xstats_names[count].name),
3270 rte_ixgbe_macsec_strings[i].name);
3274 /* RX Priority Stats */
3275 for (stat = 0; stat < IXGBE_NB_RXQ_PRIO_STATS; stat++) {
3276 for (i = 0; i < IXGBE_NB_RXQ_PRIO_VALUES; i++) {
3277 snprintf(xstats_names[count].name,
3278 sizeof(xstats_names[count].name),
3279 "rx_priority%u_%s", i,
3280 rte_ixgbe_rxq_strings[stat].name);
3285 /* TX Priority Stats */
3286 for (stat = 0; stat < IXGBE_NB_TXQ_PRIO_STATS; stat++) {
3287 for (i = 0; i < IXGBE_NB_TXQ_PRIO_VALUES; i++) {
3288 snprintf(xstats_names[count].name,
3289 sizeof(xstats_names[count].name),
3290 "tx_priority%u_%s", i,
3291 rte_ixgbe_txq_strings[stat].name);
3300 uint16_t size = ixgbe_xstats_calc_num();
3301 struct rte_eth_xstat_name xstats_names_copy[size];
3303 ixgbe_dev_xstats_get_names_by_id(dev, xstats_names_copy, NULL,
3306 for (i = 0; i < limit; i++) {
3307 if (ids[i] >= size) {
3308 PMD_INIT_LOG(ERR, "id value isn't valid");
3311 strcpy(xstats_names[i].name,
3312 xstats_names_copy[ids[i]].name);
3317 static int ixgbevf_dev_xstats_get_names(__rte_unused struct rte_eth_dev *dev,
3318 struct rte_eth_xstat_name *xstats_names, unsigned limit)
3322 if (limit < IXGBEVF_NB_XSTATS && xstats_names != NULL)
3325 if (xstats_names != NULL)
3326 for (i = 0; i < IXGBEVF_NB_XSTATS; i++)
3327 snprintf(xstats_names[i].name,
3328 sizeof(xstats_names[i].name),
3329 "%s", rte_ixgbevf_stats_strings[i].name);
3330 return IXGBEVF_NB_XSTATS;
3334 ixgbe_dev_xstats_get(struct rte_eth_dev *dev, struct rte_eth_xstat *xstats,
3337 struct ixgbe_hw *hw =
3338 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3339 struct ixgbe_hw_stats *hw_stats =
3340 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3341 struct ixgbe_macsec_stats *macsec_stats =
3342 IXGBE_DEV_PRIVATE_TO_MACSEC_STATS(
3343 dev->data->dev_private);
3344 uint64_t total_missed_rx, total_qbrc, total_qprc, total_qprdc;
3345 unsigned i, stat, count = 0;
3347 count = ixgbe_xstats_calc_num();
3352 total_missed_rx = 0;
3357 ixgbe_read_stats_registers(hw, hw_stats, macsec_stats, &total_missed_rx,
3358 &total_qbrc, &total_qprc, &total_qprdc);
3360 /* If this is a reset xstats is NULL, and we have cleared the
3361 * registers by reading them.
3366 /* Extended stats from ixgbe_hw_stats */
3368 for (i = 0; i < IXGBE_NB_HW_STATS; i++) {
3369 xstats[count].value = *(uint64_t *)(((char *)hw_stats) +
3370 rte_ixgbe_stats_strings[i].offset);
3371 xstats[count].id = count;
3376 for (i = 0; i < IXGBE_NB_MACSEC_STATS; i++) {
3377 xstats[count].value = *(uint64_t *)(((char *)macsec_stats) +
3378 rte_ixgbe_macsec_strings[i].offset);
3379 xstats[count].id = count;
3383 /* RX Priority Stats */
3384 for (stat = 0; stat < IXGBE_NB_RXQ_PRIO_STATS; stat++) {
3385 for (i = 0; i < IXGBE_NB_RXQ_PRIO_VALUES; i++) {
3386 xstats[count].value = *(uint64_t *)(((char *)hw_stats) +
3387 rte_ixgbe_rxq_strings[stat].offset +
3388 (sizeof(uint64_t) * i));
3389 xstats[count].id = count;
3394 /* TX Priority Stats */
3395 for (stat = 0; stat < IXGBE_NB_TXQ_PRIO_STATS; stat++) {
3396 for (i = 0; i < IXGBE_NB_TXQ_PRIO_VALUES; i++) {
3397 xstats[count].value = *(uint64_t *)(((char *)hw_stats) +
3398 rte_ixgbe_txq_strings[stat].offset +
3399 (sizeof(uint64_t) * i));
3400 xstats[count].id = count;
3408 ixgbe_dev_xstats_get_by_id(struct rte_eth_dev *dev, const uint64_t *ids,
3409 uint64_t *values, unsigned int n)
3412 struct ixgbe_hw *hw =
3413 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3414 struct ixgbe_hw_stats *hw_stats =
3415 IXGBE_DEV_PRIVATE_TO_STATS(
3416 dev->data->dev_private);
3417 struct ixgbe_macsec_stats *macsec_stats =
3418 IXGBE_DEV_PRIVATE_TO_MACSEC_STATS(
3419 dev->data->dev_private);
3420 uint64_t total_missed_rx, total_qbrc, total_qprc, total_qprdc;
3421 unsigned int i, stat, count = 0;
3423 count = ixgbe_xstats_calc_num();
3425 if (!ids && n < count)
3428 total_missed_rx = 0;
3433 ixgbe_read_stats_registers(hw, hw_stats, macsec_stats,
3434 &total_missed_rx, &total_qbrc, &total_qprc,
3437 /* If this is a reset xstats is NULL, and we have cleared the
3438 * registers by reading them.
3440 if (!ids && !values)
3443 /* Extended stats from ixgbe_hw_stats */
3445 for (i = 0; i < IXGBE_NB_HW_STATS; i++) {
3446 values[count] = *(uint64_t *)(((char *)hw_stats) +
3447 rte_ixgbe_stats_strings[i].offset);
3452 for (i = 0; i < IXGBE_NB_MACSEC_STATS; i++) {
3453 values[count] = *(uint64_t *)(((char *)macsec_stats) +
3454 rte_ixgbe_macsec_strings[i].offset);
3458 /* RX Priority Stats */
3459 for (stat = 0; stat < IXGBE_NB_RXQ_PRIO_STATS; stat++) {
3460 for (i = 0; i < IXGBE_NB_RXQ_PRIO_VALUES; i++) {
3462 *(uint64_t *)(((char *)hw_stats) +
3463 rte_ixgbe_rxq_strings[stat].offset +
3464 (sizeof(uint64_t) * i));
3469 /* TX Priority Stats */
3470 for (stat = 0; stat < IXGBE_NB_TXQ_PRIO_STATS; stat++) {
3471 for (i = 0; i < IXGBE_NB_TXQ_PRIO_VALUES; i++) {
3473 *(uint64_t *)(((char *)hw_stats) +
3474 rte_ixgbe_txq_strings[stat].offset +
3475 (sizeof(uint64_t) * i));
3483 uint16_t size = ixgbe_xstats_calc_num();
3484 uint64_t values_copy[size];
3486 ixgbe_dev_xstats_get_by_id(dev, NULL, values_copy, size);
3488 for (i = 0; i < n; i++) {
3489 if (ids[i] >= size) {
3490 PMD_INIT_LOG(ERR, "id value isn't valid");
3493 values[i] = values_copy[ids[i]];
3499 ixgbe_dev_xstats_reset(struct rte_eth_dev *dev)
3501 struct ixgbe_hw_stats *stats =
3502 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3503 struct ixgbe_macsec_stats *macsec_stats =
3504 IXGBE_DEV_PRIVATE_TO_MACSEC_STATS(
3505 dev->data->dev_private);
3507 unsigned count = ixgbe_xstats_calc_num();
3509 /* HW registers are cleared on read */
3510 ixgbe_dev_xstats_get(dev, NULL, count);
3512 /* Reset software totals */
3513 memset(stats, 0, sizeof(*stats));
3514 memset(macsec_stats, 0, sizeof(*macsec_stats));
3518 ixgbevf_update_stats(struct rte_eth_dev *dev)
3520 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3521 struct ixgbevf_hw_stats *hw_stats = (struct ixgbevf_hw_stats *)
3522 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3524 /* Good Rx packet, include VF loopback */
3525 UPDATE_VF_STAT(IXGBE_VFGPRC,
3526 hw_stats->last_vfgprc, hw_stats->vfgprc);
3528 /* Good Rx octets, include VF loopback */
3529 UPDATE_VF_STAT_36BIT(IXGBE_VFGORC_LSB, IXGBE_VFGORC_MSB,
3530 hw_stats->last_vfgorc, hw_stats->vfgorc);
3532 /* Good Tx packet, include VF loopback */
3533 UPDATE_VF_STAT(IXGBE_VFGPTC,
3534 hw_stats->last_vfgptc, hw_stats->vfgptc);
3536 /* Good Tx octets, include VF loopback */
3537 UPDATE_VF_STAT_36BIT(IXGBE_VFGOTC_LSB, IXGBE_VFGOTC_MSB,
3538 hw_stats->last_vfgotc, hw_stats->vfgotc);
3540 /* Rx Multicst Packet */
3541 UPDATE_VF_STAT(IXGBE_VFMPRC,
3542 hw_stats->last_vfmprc, hw_stats->vfmprc);
3546 ixgbevf_dev_xstats_get(struct rte_eth_dev *dev, struct rte_eth_xstat *xstats,
3549 struct ixgbevf_hw_stats *hw_stats = (struct ixgbevf_hw_stats *)
3550 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3553 if (n < IXGBEVF_NB_XSTATS)
3554 return IXGBEVF_NB_XSTATS;
3556 ixgbevf_update_stats(dev);
3561 /* Extended stats */
3562 for (i = 0; i < IXGBEVF_NB_XSTATS; i++) {
3564 xstats[i].value = *(uint64_t *)(((char *)hw_stats) +
3565 rte_ixgbevf_stats_strings[i].offset);
3568 return IXGBEVF_NB_XSTATS;
3572 ixgbevf_dev_stats_get(struct rte_eth_dev *dev, struct rte_eth_stats *stats)
3574 struct ixgbevf_hw_stats *hw_stats = (struct ixgbevf_hw_stats *)
3575 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3577 ixgbevf_update_stats(dev);
3582 stats->ipackets = hw_stats->vfgprc;
3583 stats->ibytes = hw_stats->vfgorc;
3584 stats->opackets = hw_stats->vfgptc;
3585 stats->obytes = hw_stats->vfgotc;
3589 ixgbevf_dev_stats_reset(struct rte_eth_dev *dev)
3591 struct ixgbevf_hw_stats *hw_stats = (struct ixgbevf_hw_stats *)
3592 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3594 /* Sync HW register to the last stats */
3595 ixgbevf_dev_stats_get(dev, NULL);
3597 /* reset HW current stats*/
3598 hw_stats->vfgprc = 0;
3599 hw_stats->vfgorc = 0;
3600 hw_stats->vfgptc = 0;
3601 hw_stats->vfgotc = 0;
3605 ixgbe_fw_version_get(struct rte_eth_dev *dev, char *fw_version, size_t fw_size)
3607 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3608 u16 eeprom_verh, eeprom_verl;
3612 ixgbe_read_eeprom(hw, 0x2e, &eeprom_verh);
3613 ixgbe_read_eeprom(hw, 0x2d, &eeprom_verl);
3615 etrack_id = (eeprom_verh << 16) | eeprom_verl;
3616 ret = snprintf(fw_version, fw_size, "0x%08x", etrack_id);
3618 ret += 1; /* add the size of '\0' */
3619 if (fw_size < (u32)ret)
3626 ixgbe_dev_info_get(struct rte_eth_dev *dev, struct rte_eth_dev_info *dev_info)
3628 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
3629 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3630 struct rte_eth_conf *dev_conf = &dev->data->dev_conf;
3632 dev_info->pci_dev = pci_dev;
3633 dev_info->max_rx_queues = (uint16_t)hw->mac.max_rx_queues;
3634 dev_info->max_tx_queues = (uint16_t)hw->mac.max_tx_queues;
3635 if (RTE_ETH_DEV_SRIOV(dev).active == 0) {
3637 * When DCB/VT is off, maximum number of queues changes,
3638 * except for 82598EB, which remains constant.
3640 if (dev_conf->txmode.mq_mode == ETH_MQ_TX_NONE &&
3641 hw->mac.type != ixgbe_mac_82598EB)
3642 dev_info->max_tx_queues = IXGBE_NONE_MODE_TX_NB_QUEUES;
3644 dev_info->min_rx_bufsize = 1024; /* cf BSIZEPACKET in SRRCTL register */
3645 dev_info->max_rx_pktlen = 15872; /* includes CRC, cf MAXFRS register */
3646 dev_info->max_mac_addrs = hw->mac.num_rar_entries;
3647 dev_info->max_hash_mac_addrs = IXGBE_VMDQ_NUM_UC_MAC;
3648 dev_info->max_vfs = pci_dev->max_vfs;
3649 if (hw->mac.type == ixgbe_mac_82598EB)
3650 dev_info->max_vmdq_pools = ETH_16_POOLS;
3652 dev_info->max_vmdq_pools = ETH_64_POOLS;
3653 dev_info->vmdq_queue_num = dev_info->max_rx_queues;
3654 dev_info->rx_offload_capa =
3655 DEV_RX_OFFLOAD_VLAN_STRIP |
3656 DEV_RX_OFFLOAD_IPV4_CKSUM |
3657 DEV_RX_OFFLOAD_UDP_CKSUM |
3658 DEV_RX_OFFLOAD_TCP_CKSUM;
3661 * RSC is only supported by 82599 and x540 PF devices in a non-SR-IOV
3664 if ((hw->mac.type == ixgbe_mac_82599EB ||
3665 hw->mac.type == ixgbe_mac_X540) &&
3666 !RTE_ETH_DEV_SRIOV(dev).active)
3667 dev_info->rx_offload_capa |= DEV_RX_OFFLOAD_TCP_LRO;
3669 if (hw->mac.type == ixgbe_mac_82599EB ||
3670 hw->mac.type == ixgbe_mac_X540)
3671 dev_info->rx_offload_capa |= DEV_RX_OFFLOAD_MACSEC_STRIP;
3673 if (hw->mac.type == ixgbe_mac_X550 ||
3674 hw->mac.type == ixgbe_mac_X550EM_x ||
3675 hw->mac.type == ixgbe_mac_X550EM_a)
3676 dev_info->rx_offload_capa |= DEV_RX_OFFLOAD_OUTER_IPV4_CKSUM;
3678 dev_info->tx_offload_capa =
3679 DEV_TX_OFFLOAD_VLAN_INSERT |
3680 DEV_TX_OFFLOAD_IPV4_CKSUM |
3681 DEV_TX_OFFLOAD_UDP_CKSUM |
3682 DEV_TX_OFFLOAD_TCP_CKSUM |
3683 DEV_TX_OFFLOAD_SCTP_CKSUM |
3684 DEV_TX_OFFLOAD_TCP_TSO;
3686 if (hw->mac.type == ixgbe_mac_82599EB ||
3687 hw->mac.type == ixgbe_mac_X540)
3688 dev_info->tx_offload_capa |= DEV_TX_OFFLOAD_MACSEC_INSERT;
3690 if (hw->mac.type == ixgbe_mac_X550 ||
3691 hw->mac.type == ixgbe_mac_X550EM_x ||
3692 hw->mac.type == ixgbe_mac_X550EM_a)
3693 dev_info->tx_offload_capa |= DEV_TX_OFFLOAD_OUTER_IPV4_CKSUM;
3695 dev_info->default_rxconf = (struct rte_eth_rxconf) {
3697 .pthresh = IXGBE_DEFAULT_RX_PTHRESH,
3698 .hthresh = IXGBE_DEFAULT_RX_HTHRESH,
3699 .wthresh = IXGBE_DEFAULT_RX_WTHRESH,
3701 .rx_free_thresh = IXGBE_DEFAULT_RX_FREE_THRESH,
3705 dev_info->default_txconf = (struct rte_eth_txconf) {
3707 .pthresh = IXGBE_DEFAULT_TX_PTHRESH,
3708 .hthresh = IXGBE_DEFAULT_TX_HTHRESH,
3709 .wthresh = IXGBE_DEFAULT_TX_WTHRESH,
3711 .tx_free_thresh = IXGBE_DEFAULT_TX_FREE_THRESH,
3712 .tx_rs_thresh = IXGBE_DEFAULT_TX_RSBIT_THRESH,
3713 .txq_flags = ETH_TXQ_FLAGS_NOMULTSEGS |
3714 ETH_TXQ_FLAGS_NOOFFLOADS,
3717 dev_info->rx_desc_lim = rx_desc_lim;
3718 dev_info->tx_desc_lim = tx_desc_lim;
3720 dev_info->hash_key_size = IXGBE_HKEY_MAX_INDEX * sizeof(uint32_t);
3721 dev_info->reta_size = ixgbe_reta_size_get(hw->mac.type);
3722 dev_info->flow_type_rss_offloads = IXGBE_RSS_OFFLOAD_ALL;
3724 dev_info->speed_capa = ETH_LINK_SPEED_1G | ETH_LINK_SPEED_10G;
3725 if (hw->mac.type == ixgbe_mac_X540 ||
3726 hw->mac.type == ixgbe_mac_X540_vf ||
3727 hw->mac.type == ixgbe_mac_X550 ||
3728 hw->mac.type == ixgbe_mac_X550_vf) {
3729 dev_info->speed_capa |= ETH_LINK_SPEED_100M;
3731 if (hw->mac.type == ixgbe_mac_X550) {
3732 dev_info->speed_capa |= ETH_LINK_SPEED_2_5G;
3733 dev_info->speed_capa |= ETH_LINK_SPEED_5G;
3737 static const uint32_t *
3738 ixgbe_dev_supported_ptypes_get(struct rte_eth_dev *dev)
3740 static const uint32_t ptypes[] = {
3741 /* For non-vec functions,
3742 * refers to ixgbe_rxd_pkt_info_to_pkt_type();
3743 * for vec functions,
3744 * refers to _recv_raw_pkts_vec().
3748 RTE_PTYPE_L3_IPV4_EXT,
3750 RTE_PTYPE_L3_IPV6_EXT,
3754 RTE_PTYPE_TUNNEL_IP,
3755 RTE_PTYPE_INNER_L3_IPV6,
3756 RTE_PTYPE_INNER_L3_IPV6_EXT,
3757 RTE_PTYPE_INNER_L4_TCP,
3758 RTE_PTYPE_INNER_L4_UDP,
3762 if (dev->rx_pkt_burst == ixgbe_recv_pkts ||
3763 dev->rx_pkt_burst == ixgbe_recv_pkts_lro_single_alloc ||
3764 dev->rx_pkt_burst == ixgbe_recv_pkts_lro_bulk_alloc ||
3765 dev->rx_pkt_burst == ixgbe_recv_pkts_bulk_alloc)
3768 #if defined(RTE_ARCH_X86)
3769 if (dev->rx_pkt_burst == ixgbe_recv_pkts_vec ||
3770 dev->rx_pkt_burst == ixgbe_recv_scattered_pkts_vec)
3777 ixgbevf_dev_info_get(struct rte_eth_dev *dev,
3778 struct rte_eth_dev_info *dev_info)
3780 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
3781 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3783 dev_info->pci_dev = pci_dev;
3784 dev_info->max_rx_queues = (uint16_t)hw->mac.max_rx_queues;
3785 dev_info->max_tx_queues = (uint16_t)hw->mac.max_tx_queues;
3786 dev_info->min_rx_bufsize = 1024; /* cf BSIZEPACKET in SRRCTL reg */
3787 dev_info->max_rx_pktlen = 9728; /* includes CRC, cf MAXFRS reg */
3788 dev_info->max_mac_addrs = hw->mac.num_rar_entries;
3789 dev_info->max_hash_mac_addrs = IXGBE_VMDQ_NUM_UC_MAC;
3790 dev_info->max_vfs = pci_dev->max_vfs;
3791 if (hw->mac.type == ixgbe_mac_82598EB)
3792 dev_info->max_vmdq_pools = ETH_16_POOLS;
3794 dev_info->max_vmdq_pools = ETH_64_POOLS;
3795 dev_info->rx_offload_capa = DEV_RX_OFFLOAD_VLAN_STRIP |
3796 DEV_RX_OFFLOAD_IPV4_CKSUM |
3797 DEV_RX_OFFLOAD_UDP_CKSUM |
3798 DEV_RX_OFFLOAD_TCP_CKSUM;
3799 dev_info->tx_offload_capa = DEV_TX_OFFLOAD_VLAN_INSERT |
3800 DEV_TX_OFFLOAD_IPV4_CKSUM |
3801 DEV_TX_OFFLOAD_UDP_CKSUM |
3802 DEV_TX_OFFLOAD_TCP_CKSUM |
3803 DEV_TX_OFFLOAD_SCTP_CKSUM |
3804 DEV_TX_OFFLOAD_TCP_TSO;
3806 dev_info->default_rxconf = (struct rte_eth_rxconf) {
3808 .pthresh = IXGBE_DEFAULT_RX_PTHRESH,
3809 .hthresh = IXGBE_DEFAULT_RX_HTHRESH,
3810 .wthresh = IXGBE_DEFAULT_RX_WTHRESH,
3812 .rx_free_thresh = IXGBE_DEFAULT_RX_FREE_THRESH,
3816 dev_info->default_txconf = (struct rte_eth_txconf) {
3818 .pthresh = IXGBE_DEFAULT_TX_PTHRESH,
3819 .hthresh = IXGBE_DEFAULT_TX_HTHRESH,
3820 .wthresh = IXGBE_DEFAULT_TX_WTHRESH,
3822 .tx_free_thresh = IXGBE_DEFAULT_TX_FREE_THRESH,
3823 .tx_rs_thresh = IXGBE_DEFAULT_TX_RSBIT_THRESH,
3824 .txq_flags = ETH_TXQ_FLAGS_NOMULTSEGS |
3825 ETH_TXQ_FLAGS_NOOFFLOADS,
3828 dev_info->rx_desc_lim = rx_desc_lim;
3829 dev_info->tx_desc_lim = tx_desc_lim;
3833 ixgbevf_check_link(struct ixgbe_hw *hw, ixgbe_link_speed *speed,
3834 int *link_up, int wait_to_complete)
3837 * for a quick link status checking, wait_to_compelet == 0,
3838 * skip PF link status checking
3840 bool no_pflink_check = wait_to_complete == 0;
3841 struct ixgbe_mbx_info *mbx = &hw->mbx;
3842 struct ixgbe_mac_info *mac = &hw->mac;
3843 uint32_t links_reg, in_msg;
3846 /* If we were hit with a reset drop the link */
3847 if (!mbx->ops.check_for_rst(hw, 0) || !mbx->timeout)
3848 mac->get_link_status = true;
3850 if (!mac->get_link_status)
3853 /* if link status is down no point in checking to see if pf is up */
3854 links_reg = IXGBE_READ_REG(hw, IXGBE_VFLINKS);
3855 if (!(links_reg & IXGBE_LINKS_UP))
3858 /* for SFP+ modules and DA cables on 82599 it can take up to 500usecs
3859 * before the link status is correct
3861 if (mac->type == ixgbe_mac_82599_vf) {
3864 for (i = 0; i < 5; i++) {
3866 links_reg = IXGBE_READ_REG(hw, IXGBE_VFLINKS);
3868 if (!(links_reg & IXGBE_LINKS_UP))
3873 switch (links_reg & IXGBE_LINKS_SPEED_82599) {
3874 case IXGBE_LINKS_SPEED_10G_82599:
3875 *speed = IXGBE_LINK_SPEED_10GB_FULL;
3876 if (hw->mac.type >= ixgbe_mac_X550) {
3877 if (links_reg & IXGBE_LINKS_SPEED_NON_STD)
3878 *speed = IXGBE_LINK_SPEED_2_5GB_FULL;
3881 case IXGBE_LINKS_SPEED_1G_82599:
3882 *speed = IXGBE_LINK_SPEED_1GB_FULL;
3884 case IXGBE_LINKS_SPEED_100_82599:
3885 *speed = IXGBE_LINK_SPEED_100_FULL;
3886 if (hw->mac.type == ixgbe_mac_X550) {
3887 if (links_reg & IXGBE_LINKS_SPEED_NON_STD)
3888 *speed = IXGBE_LINK_SPEED_5GB_FULL;
3891 case IXGBE_LINKS_SPEED_10_X550EM_A:
3892 *speed = IXGBE_LINK_SPEED_UNKNOWN;
3893 /* Since Reserved in older MAC's */
3894 if (hw->mac.type >= ixgbe_mac_X550)
3895 *speed = IXGBE_LINK_SPEED_10_FULL;
3898 *speed = IXGBE_LINK_SPEED_UNKNOWN;
3901 if (no_pflink_check) {
3902 if (*speed == IXGBE_LINK_SPEED_UNKNOWN)
3903 mac->get_link_status = true;
3905 mac->get_link_status = false;
3909 /* if the read failed it could just be a mailbox collision, best wait
3910 * until we are called again and don't report an error
3912 if (mbx->ops.read(hw, &in_msg, 1, 0))
3915 if (!(in_msg & IXGBE_VT_MSGTYPE_CTS)) {
3916 /* msg is not CTS and is NACK we must have lost CTS status */
3917 if (in_msg & IXGBE_VT_MSGTYPE_NACK)
3922 /* the pf is talking, if we timed out in the past we reinit */
3923 if (!mbx->timeout) {
3928 /* if we passed all the tests above then the link is up and we no
3929 * longer need to check for link
3931 mac->get_link_status = false;
3934 *link_up = !mac->get_link_status;
3938 /* return 0 means link status changed, -1 means not changed */
3940 ixgbe_dev_link_update_share(struct rte_eth_dev *dev,
3941 int wait_to_complete, int vf)
3943 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3944 struct rte_eth_link link, old;
3945 ixgbe_link_speed link_speed = IXGBE_LINK_SPEED_UNKNOWN;
3946 struct ixgbe_interrupt *intr =
3947 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
3952 bool autoneg = false;
3954 link.link_status = ETH_LINK_DOWN;
3955 link.link_speed = 0;
3956 link.link_duplex = ETH_LINK_HALF_DUPLEX;
3957 memset(&old, 0, sizeof(old));
3958 rte_ixgbe_dev_atomic_read_link_status(dev, &old);
3960 hw->mac.get_link_status = true;
3962 if ((intr->flags & IXGBE_FLAG_NEED_LINK_CONFIG) &&
3963 ixgbe_get_media_type(hw) == ixgbe_media_type_fiber) {
3964 speed = hw->phy.autoneg_advertised;
3966 ixgbe_get_link_capabilities(hw, &speed, &autoneg);
3967 ixgbe_setup_link(hw, speed, true);
3970 /* check if it needs to wait to complete, if lsc interrupt is enabled */
3971 if (wait_to_complete == 0 || dev->data->dev_conf.intr_conf.lsc != 0)
3975 diag = ixgbevf_check_link(hw, &link_speed, &link_up, wait);
3977 diag = ixgbe_check_link(hw, &link_speed, &link_up, wait);
3980 link.link_speed = ETH_SPEED_NUM_100M;
3981 link.link_duplex = ETH_LINK_FULL_DUPLEX;
3982 rte_ixgbe_dev_atomic_write_link_status(dev, &link);
3983 if (link.link_status == old.link_status)
3989 rte_ixgbe_dev_atomic_write_link_status(dev, &link);
3990 intr->flags |= IXGBE_FLAG_NEED_LINK_CONFIG;
3991 if (link.link_status == old.link_status)
3995 intr->flags &= ~IXGBE_FLAG_NEED_LINK_CONFIG;
3996 link.link_status = ETH_LINK_UP;
3997 link.link_duplex = ETH_LINK_FULL_DUPLEX;
3999 switch (link_speed) {
4001 case IXGBE_LINK_SPEED_UNKNOWN:
4002 link.link_duplex = ETH_LINK_FULL_DUPLEX;
4003 link.link_speed = ETH_SPEED_NUM_100M;
4006 case IXGBE_LINK_SPEED_100_FULL:
4007 link.link_speed = ETH_SPEED_NUM_100M;
4010 case IXGBE_LINK_SPEED_1GB_FULL:
4011 link.link_speed = ETH_SPEED_NUM_1G;
4014 case IXGBE_LINK_SPEED_2_5GB_FULL:
4015 link.link_speed = ETH_SPEED_NUM_2_5G;
4018 case IXGBE_LINK_SPEED_5GB_FULL:
4019 link.link_speed = ETH_SPEED_NUM_5G;
4022 case IXGBE_LINK_SPEED_10GB_FULL:
4023 link.link_speed = ETH_SPEED_NUM_10G;
4026 rte_ixgbe_dev_atomic_write_link_status(dev, &link);
4028 if (link.link_status == old.link_status)
4035 ixgbe_dev_link_update(struct rte_eth_dev *dev, int wait_to_complete)
4037 return ixgbe_dev_link_update_share(dev, wait_to_complete, 0);
4041 ixgbevf_dev_link_update(struct rte_eth_dev *dev, int wait_to_complete)
4043 return ixgbe_dev_link_update_share(dev, wait_to_complete, 1);
4047 ixgbe_dev_promiscuous_enable(struct rte_eth_dev *dev)
4049 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4052 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
4053 fctrl |= (IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
4054 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
4058 ixgbe_dev_promiscuous_disable(struct rte_eth_dev *dev)
4060 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4063 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
4064 fctrl &= (~IXGBE_FCTRL_UPE);
4065 if (dev->data->all_multicast == 1)
4066 fctrl |= IXGBE_FCTRL_MPE;
4068 fctrl &= (~IXGBE_FCTRL_MPE);
4069 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
4073 ixgbe_dev_allmulticast_enable(struct rte_eth_dev *dev)
4075 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4078 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
4079 fctrl |= IXGBE_FCTRL_MPE;
4080 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
4084 ixgbe_dev_allmulticast_disable(struct rte_eth_dev *dev)
4086 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4089 if (dev->data->promiscuous == 1)
4090 return; /* must remain in all_multicast mode */
4092 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
4093 fctrl &= (~IXGBE_FCTRL_MPE);
4094 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
4098 * It clears the interrupt causes and enables the interrupt.
4099 * It will be called once only during nic initialized.
4102 * Pointer to struct rte_eth_dev.
4104 * Enable or Disable.
4107 * - On success, zero.
4108 * - On failure, a negative value.
4111 ixgbe_dev_lsc_interrupt_setup(struct rte_eth_dev *dev, uint8_t on)
4113 struct ixgbe_interrupt *intr =
4114 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
4116 ixgbe_dev_link_status_print(dev);
4118 intr->mask |= IXGBE_EICR_LSC;
4120 intr->mask &= ~IXGBE_EICR_LSC;
4126 * It clears the interrupt causes and enables the interrupt.
4127 * It will be called once only during nic initialized.
4130 * Pointer to struct rte_eth_dev.
4133 * - On success, zero.
4134 * - On failure, a negative value.
4137 ixgbe_dev_rxq_interrupt_setup(struct rte_eth_dev *dev)
4139 struct ixgbe_interrupt *intr =
4140 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
4142 intr->mask |= IXGBE_EICR_RTX_QUEUE;
4148 * It clears the interrupt causes and enables the interrupt.
4149 * It will be called once only during nic initialized.
4152 * Pointer to struct rte_eth_dev.
4155 * - On success, zero.
4156 * - On failure, a negative value.
4159 ixgbe_dev_macsec_interrupt_setup(struct rte_eth_dev *dev)
4161 struct ixgbe_interrupt *intr =
4162 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
4164 intr->mask |= IXGBE_EICR_LINKSEC;
4170 * It reads ICR and sets flag (IXGBE_EICR_LSC) for the link_update.
4173 * Pointer to struct rte_eth_dev.
4176 * - On success, zero.
4177 * - On failure, a negative value.
4180 ixgbe_dev_interrupt_get_status(struct rte_eth_dev *dev)
4183 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4184 struct ixgbe_interrupt *intr =
4185 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
4187 /* clear all cause mask */
4188 ixgbe_disable_intr(hw);
4190 /* read-on-clear nic registers here */
4191 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
4192 PMD_DRV_LOG(DEBUG, "eicr %x", eicr);
4196 /* set flag for async link update */
4197 if (eicr & IXGBE_EICR_LSC)
4198 intr->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
4200 if (eicr & IXGBE_EICR_MAILBOX)
4201 intr->flags |= IXGBE_FLAG_MAILBOX;
4203 if (eicr & IXGBE_EICR_LINKSEC)
4204 intr->flags |= IXGBE_FLAG_MACSEC;
4206 if (hw->mac.type == ixgbe_mac_X550EM_x &&
4207 hw->phy.type == ixgbe_phy_x550em_ext_t &&
4208 (eicr & IXGBE_EICR_GPI_SDP0_X550EM_x))
4209 intr->flags |= IXGBE_FLAG_PHY_INTERRUPT;
4215 * It gets and then prints the link status.
4218 * Pointer to struct rte_eth_dev.
4221 * - On success, zero.
4222 * - On failure, a negative value.
4225 ixgbe_dev_link_status_print(struct rte_eth_dev *dev)
4227 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
4228 struct rte_eth_link link;
4230 memset(&link, 0, sizeof(link));
4231 rte_ixgbe_dev_atomic_read_link_status(dev, &link);
4232 if (link.link_status) {
4233 PMD_INIT_LOG(INFO, "Port %d: Link Up - speed %u Mbps - %s",
4234 (int)(dev->data->port_id),
4235 (unsigned)link.link_speed,
4236 link.link_duplex == ETH_LINK_FULL_DUPLEX ?
4237 "full-duplex" : "half-duplex");
4239 PMD_INIT_LOG(INFO, " Port %d: Link Down",
4240 (int)(dev->data->port_id));
4242 PMD_INIT_LOG(DEBUG, "PCI Address: " PCI_PRI_FMT,
4243 pci_dev->addr.domain,
4245 pci_dev->addr.devid,
4246 pci_dev->addr.function);
4250 * It executes link_update after knowing an interrupt occurred.
4253 * Pointer to struct rte_eth_dev.
4256 * - On success, zero.
4257 * - On failure, a negative value.
4260 ixgbe_dev_interrupt_action(struct rte_eth_dev *dev,
4261 struct rte_intr_handle *intr_handle)
4263 struct ixgbe_interrupt *intr =
4264 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
4266 struct rte_eth_link link;
4267 struct ixgbe_hw *hw =
4268 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4270 PMD_DRV_LOG(DEBUG, "intr action type %d", intr->flags);
4272 if (intr->flags & IXGBE_FLAG_MAILBOX) {
4273 ixgbe_pf_mbx_process(dev);
4274 intr->flags &= ~IXGBE_FLAG_MAILBOX;
4277 if (intr->flags & IXGBE_FLAG_PHY_INTERRUPT) {
4278 ixgbe_handle_lasi(hw);
4279 intr->flags &= ~IXGBE_FLAG_PHY_INTERRUPT;
4282 if (intr->flags & IXGBE_FLAG_NEED_LINK_UPDATE) {
4283 /* get the link status before link update, for predicting later */
4284 memset(&link, 0, sizeof(link));
4285 rte_ixgbe_dev_atomic_read_link_status(dev, &link);
4287 ixgbe_dev_link_update(dev, 0);
4290 if (!link.link_status)
4291 /* handle it 1 sec later, wait it being stable */
4292 timeout = IXGBE_LINK_UP_CHECK_TIMEOUT;
4293 /* likely to down */
4295 /* handle it 4 sec later, wait it being stable */
4296 timeout = IXGBE_LINK_DOWN_CHECK_TIMEOUT;
4298 ixgbe_dev_link_status_print(dev);
4299 if (rte_eal_alarm_set(timeout * 1000,
4300 ixgbe_dev_interrupt_delayed_handler, (void *)dev) < 0)
4301 PMD_DRV_LOG(ERR, "Error setting alarm");
4303 /* remember original mask */
4304 intr->mask_original = intr->mask;
4305 /* only disable lsc interrupt */
4306 intr->mask &= ~IXGBE_EIMS_LSC;
4310 PMD_DRV_LOG(DEBUG, "enable intr immediately");
4311 ixgbe_enable_intr(dev);
4312 rte_intr_enable(intr_handle);
4318 * Interrupt handler which shall be registered for alarm callback for delayed
4319 * handling specific interrupt to wait for the stable nic state. As the
4320 * NIC interrupt state is not stable for ixgbe after link is just down,
4321 * it needs to wait 4 seconds to get the stable status.
4324 * Pointer to interrupt handle.
4326 * The address of parameter (struct rte_eth_dev *) regsitered before.
4332 ixgbe_dev_interrupt_delayed_handler(void *param)
4334 struct rte_eth_dev *dev = (struct rte_eth_dev *)param;
4335 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
4336 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
4337 struct ixgbe_interrupt *intr =
4338 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
4339 struct ixgbe_hw *hw =
4340 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4343 ixgbe_disable_intr(hw);
4345 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
4346 if (eicr & IXGBE_EICR_MAILBOX)
4347 ixgbe_pf_mbx_process(dev);
4349 if (intr->flags & IXGBE_FLAG_PHY_INTERRUPT) {
4350 ixgbe_handle_lasi(hw);
4351 intr->flags &= ~IXGBE_FLAG_PHY_INTERRUPT;
4354 if (intr->flags & IXGBE_FLAG_NEED_LINK_UPDATE) {
4355 ixgbe_dev_link_update(dev, 0);
4356 intr->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE;
4357 ixgbe_dev_link_status_print(dev);
4358 _rte_eth_dev_callback_process(dev, RTE_ETH_EVENT_INTR_LSC,
4362 if (intr->flags & IXGBE_FLAG_MACSEC) {
4363 _rte_eth_dev_callback_process(dev, RTE_ETH_EVENT_MACSEC,
4365 intr->flags &= ~IXGBE_FLAG_MACSEC;
4368 /* restore original mask */
4369 intr->mask = intr->mask_original;
4370 intr->mask_original = 0;
4372 PMD_DRV_LOG(DEBUG, "enable intr in delayed handler S[%08x]", eicr);
4373 ixgbe_enable_intr(dev);
4374 rte_intr_enable(intr_handle);
4378 * Interrupt handler triggered by NIC for handling
4379 * specific interrupt.
4382 * Pointer to interrupt handle.
4384 * The address of parameter (struct rte_eth_dev *) regsitered before.
4390 ixgbe_dev_interrupt_handler(void *param)
4392 struct rte_eth_dev *dev = (struct rte_eth_dev *)param;
4394 ixgbe_dev_interrupt_get_status(dev);
4395 ixgbe_dev_interrupt_action(dev, dev->intr_handle);
4399 ixgbe_dev_led_on(struct rte_eth_dev *dev)
4401 struct ixgbe_hw *hw;
4403 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4404 return ixgbe_led_on(hw, 0) == IXGBE_SUCCESS ? 0 : -ENOTSUP;
4408 ixgbe_dev_led_off(struct rte_eth_dev *dev)
4410 struct ixgbe_hw *hw;
4412 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4413 return ixgbe_led_off(hw, 0) == IXGBE_SUCCESS ? 0 : -ENOTSUP;
4417 ixgbe_flow_ctrl_get(struct rte_eth_dev *dev, struct rte_eth_fc_conf *fc_conf)
4419 struct ixgbe_hw *hw;
4425 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4427 fc_conf->pause_time = hw->fc.pause_time;
4428 fc_conf->high_water = hw->fc.high_water[0];
4429 fc_conf->low_water = hw->fc.low_water[0];
4430 fc_conf->send_xon = hw->fc.send_xon;
4431 fc_conf->autoneg = !hw->fc.disable_fc_autoneg;
4434 * Return rx_pause status according to actual setting of
4437 mflcn_reg = IXGBE_READ_REG(hw, IXGBE_MFLCN);
4438 if (mflcn_reg & (IXGBE_MFLCN_RPFCE | IXGBE_MFLCN_RFCE))
4444 * Return tx_pause status according to actual setting of
4447 fccfg_reg = IXGBE_READ_REG(hw, IXGBE_FCCFG);
4448 if (fccfg_reg & (IXGBE_FCCFG_TFCE_802_3X | IXGBE_FCCFG_TFCE_PRIORITY))
4453 if (rx_pause && tx_pause)
4454 fc_conf->mode = RTE_FC_FULL;
4456 fc_conf->mode = RTE_FC_RX_PAUSE;
4458 fc_conf->mode = RTE_FC_TX_PAUSE;
4460 fc_conf->mode = RTE_FC_NONE;
4466 ixgbe_flow_ctrl_set(struct rte_eth_dev *dev, struct rte_eth_fc_conf *fc_conf)
4468 struct ixgbe_hw *hw;
4470 uint32_t rx_buf_size;
4471 uint32_t max_high_water;
4473 enum ixgbe_fc_mode rte_fcmode_2_ixgbe_fcmode[] = {
4480 PMD_INIT_FUNC_TRACE();
4482 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4483 rx_buf_size = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(0));
4484 PMD_INIT_LOG(DEBUG, "Rx packet buffer size = 0x%x", rx_buf_size);
4487 * At least reserve one Ethernet frame for watermark
4488 * high_water/low_water in kilo bytes for ixgbe
4490 max_high_water = (rx_buf_size - ETHER_MAX_LEN) >> IXGBE_RXPBSIZE_SHIFT;
4491 if ((fc_conf->high_water > max_high_water) ||
4492 (fc_conf->high_water < fc_conf->low_water)) {
4493 PMD_INIT_LOG(ERR, "Invalid high/low water setup value in KB");
4494 PMD_INIT_LOG(ERR, "High_water must <= 0x%x", max_high_water);
4498 hw->fc.requested_mode = rte_fcmode_2_ixgbe_fcmode[fc_conf->mode];
4499 hw->fc.pause_time = fc_conf->pause_time;
4500 hw->fc.high_water[0] = fc_conf->high_water;
4501 hw->fc.low_water[0] = fc_conf->low_water;
4502 hw->fc.send_xon = fc_conf->send_xon;
4503 hw->fc.disable_fc_autoneg = !fc_conf->autoneg;
4505 err = ixgbe_fc_enable(hw);
4507 /* Not negotiated is not an error case */
4508 if ((err == IXGBE_SUCCESS) || (err == IXGBE_ERR_FC_NOT_NEGOTIATED)) {
4510 /* check if we want to forward MAC frames - driver doesn't have native
4511 * capability to do that, so we'll write the registers ourselves */
4513 mflcn = IXGBE_READ_REG(hw, IXGBE_MFLCN);
4515 /* set or clear MFLCN.PMCF bit depending on configuration */
4516 if (fc_conf->mac_ctrl_frame_fwd != 0)
4517 mflcn |= IXGBE_MFLCN_PMCF;
4519 mflcn &= ~IXGBE_MFLCN_PMCF;
4521 IXGBE_WRITE_REG(hw, IXGBE_MFLCN, mflcn);
4522 IXGBE_WRITE_FLUSH(hw);
4527 PMD_INIT_LOG(ERR, "ixgbe_fc_enable = 0x%x", err);
4532 * ixgbe_pfc_enable_generic - Enable flow control
4533 * @hw: pointer to hardware structure
4534 * @tc_num: traffic class number
4535 * Enable flow control according to the current settings.
4538 ixgbe_dcb_pfc_enable_generic(struct ixgbe_hw *hw, uint8_t tc_num)
4541 uint32_t mflcn_reg, fccfg_reg;
4543 uint32_t fcrtl, fcrth;
4547 /* Validate the water mark configuration */
4548 if (!hw->fc.pause_time) {
4549 ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
4553 /* Low water mark of zero causes XOFF floods */
4554 if (hw->fc.current_mode & ixgbe_fc_tx_pause) {
4555 /* High/Low water can not be 0 */
4556 if ((!hw->fc.high_water[tc_num]) || (!hw->fc.low_water[tc_num])) {
4557 PMD_INIT_LOG(ERR, "Invalid water mark configuration");
4558 ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
4562 if (hw->fc.low_water[tc_num] >= hw->fc.high_water[tc_num]) {
4563 PMD_INIT_LOG(ERR, "Invalid water mark configuration");
4564 ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
4568 /* Negotiate the fc mode to use */
4569 ixgbe_fc_autoneg(hw);
4571 /* Disable any previous flow control settings */
4572 mflcn_reg = IXGBE_READ_REG(hw, IXGBE_MFLCN);
4573 mflcn_reg &= ~(IXGBE_MFLCN_RPFCE_SHIFT | IXGBE_MFLCN_RFCE|IXGBE_MFLCN_RPFCE);
4575 fccfg_reg = IXGBE_READ_REG(hw, IXGBE_FCCFG);
4576 fccfg_reg &= ~(IXGBE_FCCFG_TFCE_802_3X | IXGBE_FCCFG_TFCE_PRIORITY);
4578 switch (hw->fc.current_mode) {
4581 * If the count of enabled RX Priority Flow control >1,
4582 * and the TX pause can not be disabled
4585 for (i = 0; i < IXGBE_DCB_MAX_TRAFFIC_CLASS; i++) {
4586 reg = IXGBE_READ_REG(hw, IXGBE_FCRTH_82599(i));
4587 if (reg & IXGBE_FCRTH_FCEN)
4591 fccfg_reg |= IXGBE_FCCFG_TFCE_PRIORITY;
4593 case ixgbe_fc_rx_pause:
4595 * Rx Flow control is enabled and Tx Flow control is
4596 * disabled by software override. Since there really
4597 * isn't a way to advertise that we are capable of RX
4598 * Pause ONLY, we will advertise that we support both
4599 * symmetric and asymmetric Rx PAUSE. Later, we will
4600 * disable the adapter's ability to send PAUSE frames.
4602 mflcn_reg |= IXGBE_MFLCN_RPFCE;
4604 * If the count of enabled RX Priority Flow control >1,
4605 * and the TX pause can not be disabled
4608 for (i = 0; i < IXGBE_DCB_MAX_TRAFFIC_CLASS; i++) {
4609 reg = IXGBE_READ_REG(hw, IXGBE_FCRTH_82599(i));
4610 if (reg & IXGBE_FCRTH_FCEN)
4614 fccfg_reg |= IXGBE_FCCFG_TFCE_PRIORITY;
4616 case ixgbe_fc_tx_pause:
4618 * Tx Flow control is enabled, and Rx Flow control is
4619 * disabled by software override.
4621 fccfg_reg |= IXGBE_FCCFG_TFCE_PRIORITY;
4624 /* Flow control (both Rx and Tx) is enabled by SW override. */
4625 mflcn_reg |= IXGBE_MFLCN_RPFCE;
4626 fccfg_reg |= IXGBE_FCCFG_TFCE_PRIORITY;
4629 PMD_DRV_LOG(DEBUG, "Flow control param set incorrectly");
4630 ret_val = IXGBE_ERR_CONFIG;
4634 /* Set 802.3x based flow control settings. */
4635 mflcn_reg |= IXGBE_MFLCN_DPF;
4636 IXGBE_WRITE_REG(hw, IXGBE_MFLCN, mflcn_reg);
4637 IXGBE_WRITE_REG(hw, IXGBE_FCCFG, fccfg_reg);
4639 /* Set up and enable Rx high/low water mark thresholds, enable XON. */
4640 if ((hw->fc.current_mode & ixgbe_fc_tx_pause) &&
4641 hw->fc.high_water[tc_num]) {
4642 fcrtl = (hw->fc.low_water[tc_num] << 10) | IXGBE_FCRTL_XONE;
4643 IXGBE_WRITE_REG(hw, IXGBE_FCRTL_82599(tc_num), fcrtl);
4644 fcrth = (hw->fc.high_water[tc_num] << 10) | IXGBE_FCRTH_FCEN;
4646 IXGBE_WRITE_REG(hw, IXGBE_FCRTL_82599(tc_num), 0);
4648 * In order to prevent Tx hangs when the internal Tx
4649 * switch is enabled we must set the high water mark
4650 * to the maximum FCRTH value. This allows the Tx
4651 * switch to function even under heavy Rx workloads.
4653 fcrth = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(tc_num)) - 32;
4655 IXGBE_WRITE_REG(hw, IXGBE_FCRTH_82599(tc_num), fcrth);
4657 /* Configure pause time (2 TCs per register) */
4658 reg = hw->fc.pause_time * 0x00010001;
4659 for (i = 0; i < (IXGBE_DCB_MAX_TRAFFIC_CLASS / 2); i++)
4660 IXGBE_WRITE_REG(hw, IXGBE_FCTTV(i), reg);
4662 /* Configure flow control refresh threshold value */
4663 IXGBE_WRITE_REG(hw, IXGBE_FCRTV, hw->fc.pause_time / 2);
4670 ixgbe_dcb_pfc_enable(struct rte_eth_dev *dev, uint8_t tc_num)
4672 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4673 int32_t ret_val = IXGBE_NOT_IMPLEMENTED;
4675 if (hw->mac.type != ixgbe_mac_82598EB) {
4676 ret_val = ixgbe_dcb_pfc_enable_generic(hw, tc_num);
4682 ixgbe_priority_flow_ctrl_set(struct rte_eth_dev *dev, struct rte_eth_pfc_conf *pfc_conf)
4685 uint32_t rx_buf_size;
4686 uint32_t max_high_water;
4688 uint8_t map[IXGBE_DCB_MAX_USER_PRIORITY] = { 0 };
4689 struct ixgbe_hw *hw =
4690 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4691 struct ixgbe_dcb_config *dcb_config =
4692 IXGBE_DEV_PRIVATE_TO_DCB_CFG(dev->data->dev_private);
4694 enum ixgbe_fc_mode rte_fcmode_2_ixgbe_fcmode[] = {
4701 PMD_INIT_FUNC_TRACE();
4703 ixgbe_dcb_unpack_map_cee(dcb_config, IXGBE_DCB_RX_CONFIG, map);
4704 tc_num = map[pfc_conf->priority];
4705 rx_buf_size = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(tc_num));
4706 PMD_INIT_LOG(DEBUG, "Rx packet buffer size = 0x%x", rx_buf_size);
4708 * At least reserve one Ethernet frame for watermark
4709 * high_water/low_water in kilo bytes for ixgbe
4711 max_high_water = (rx_buf_size - ETHER_MAX_LEN) >> IXGBE_RXPBSIZE_SHIFT;
4712 if ((pfc_conf->fc.high_water > max_high_water) ||
4713 (pfc_conf->fc.high_water <= pfc_conf->fc.low_water)) {
4714 PMD_INIT_LOG(ERR, "Invalid high/low water setup value in KB");
4715 PMD_INIT_LOG(ERR, "High_water must <= 0x%x", max_high_water);
4719 hw->fc.requested_mode = rte_fcmode_2_ixgbe_fcmode[pfc_conf->fc.mode];
4720 hw->fc.pause_time = pfc_conf->fc.pause_time;
4721 hw->fc.send_xon = pfc_conf->fc.send_xon;
4722 hw->fc.low_water[tc_num] = pfc_conf->fc.low_water;
4723 hw->fc.high_water[tc_num] = pfc_conf->fc.high_water;
4725 err = ixgbe_dcb_pfc_enable(dev, tc_num);
4727 /* Not negotiated is not an error case */
4728 if ((err == IXGBE_SUCCESS) || (err == IXGBE_ERR_FC_NOT_NEGOTIATED))
4731 PMD_INIT_LOG(ERR, "ixgbe_dcb_pfc_enable = 0x%x", err);
4736 ixgbe_dev_rss_reta_update(struct rte_eth_dev *dev,
4737 struct rte_eth_rss_reta_entry64 *reta_conf,
4740 uint16_t i, sp_reta_size;
4743 uint16_t idx, shift;
4744 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4747 PMD_INIT_FUNC_TRACE();
4749 if (!ixgbe_rss_update_sp(hw->mac.type)) {
4750 PMD_DRV_LOG(ERR, "RSS reta update is not supported on this "
4755 sp_reta_size = ixgbe_reta_size_get(hw->mac.type);
4756 if (reta_size != sp_reta_size) {
4757 PMD_DRV_LOG(ERR, "The size of hash lookup table configured "
4758 "(%d) doesn't match the number hardware can supported "
4759 "(%d)", reta_size, sp_reta_size);
4763 for (i = 0; i < reta_size; i += IXGBE_4_BIT_WIDTH) {
4764 idx = i / RTE_RETA_GROUP_SIZE;
4765 shift = i % RTE_RETA_GROUP_SIZE;
4766 mask = (uint8_t)((reta_conf[idx].mask >> shift) &
4770 reta_reg = ixgbe_reta_reg_get(hw->mac.type, i);
4771 if (mask == IXGBE_4_BIT_MASK)
4774 r = IXGBE_READ_REG(hw, reta_reg);
4775 for (j = 0, reta = 0; j < IXGBE_4_BIT_WIDTH; j++) {
4776 if (mask & (0x1 << j))
4777 reta |= reta_conf[idx].reta[shift + j] <<
4780 reta |= r & (IXGBE_8_BIT_MASK <<
4783 IXGBE_WRITE_REG(hw, reta_reg, reta);
4790 ixgbe_dev_rss_reta_query(struct rte_eth_dev *dev,
4791 struct rte_eth_rss_reta_entry64 *reta_conf,
4794 uint16_t i, sp_reta_size;
4797 uint16_t idx, shift;
4798 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4801 PMD_INIT_FUNC_TRACE();
4802 sp_reta_size = ixgbe_reta_size_get(hw->mac.type);
4803 if (reta_size != sp_reta_size) {
4804 PMD_DRV_LOG(ERR, "The size of hash lookup table configured "
4805 "(%d) doesn't match the number hardware can supported "
4806 "(%d)", reta_size, sp_reta_size);
4810 for (i = 0; i < reta_size; i += IXGBE_4_BIT_WIDTH) {
4811 idx = i / RTE_RETA_GROUP_SIZE;
4812 shift = i % RTE_RETA_GROUP_SIZE;
4813 mask = (uint8_t)((reta_conf[idx].mask >> shift) &
4818 reta_reg = ixgbe_reta_reg_get(hw->mac.type, i);
4819 reta = IXGBE_READ_REG(hw, reta_reg);
4820 for (j = 0; j < IXGBE_4_BIT_WIDTH; j++) {
4821 if (mask & (0x1 << j))
4822 reta_conf[idx].reta[shift + j] =
4823 ((reta >> (CHAR_BIT * j)) &
4832 ixgbe_add_rar(struct rte_eth_dev *dev, struct ether_addr *mac_addr,
4833 uint32_t index, uint32_t pool)
4835 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4836 uint32_t enable_addr = 1;
4838 return ixgbe_set_rar(hw, index, mac_addr->addr_bytes,
4843 ixgbe_remove_rar(struct rte_eth_dev *dev, uint32_t index)
4845 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4847 ixgbe_clear_rar(hw, index);
4851 ixgbe_set_default_mac_addr(struct rte_eth_dev *dev, struct ether_addr *addr)
4853 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
4855 ixgbe_remove_rar(dev, 0);
4857 ixgbe_add_rar(dev, addr, 0, pci_dev->max_vfs);
4861 is_device_supported(struct rte_eth_dev *dev, struct rte_pci_driver *drv)
4863 if (strcmp(dev->device->driver->name, drv->driver.name))
4870 is_ixgbe_supported(struct rte_eth_dev *dev)
4872 return is_device_supported(dev, &rte_ixgbe_pmd);
4876 ixgbe_dev_mtu_set(struct rte_eth_dev *dev, uint16_t mtu)
4880 struct ixgbe_hw *hw;
4881 struct rte_eth_dev_info dev_info;
4882 uint32_t frame_size = mtu + ETHER_HDR_LEN + ETHER_CRC_LEN;
4883 struct rte_eth_dev_data *dev_data = dev->data;
4885 ixgbe_dev_info_get(dev, &dev_info);
4887 /* check that mtu is within the allowed range */
4888 if ((mtu < ETHER_MIN_MTU) || (frame_size > dev_info.max_rx_pktlen))
4891 /* If device is started, refuse mtu that requires the support of
4892 * scattered packets when this feature has not been enabled before.
4894 if (dev_data->dev_started && !dev_data->scattered_rx &&
4895 (frame_size + 2 * IXGBE_VLAN_TAG_SIZE >
4896 dev->data->min_rx_buf_size - RTE_PKTMBUF_HEADROOM)) {
4897 PMD_INIT_LOG(ERR, "Stop port first.");
4901 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4902 hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
4904 /* switch to jumbo mode if needed */
4905 if (frame_size > ETHER_MAX_LEN) {
4906 dev->data->dev_conf.rxmode.jumbo_frame = 1;
4907 hlreg0 |= IXGBE_HLREG0_JUMBOEN;
4909 dev->data->dev_conf.rxmode.jumbo_frame = 0;
4910 hlreg0 &= ~IXGBE_HLREG0_JUMBOEN;
4912 IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
4914 /* update max frame size */
4915 dev->data->dev_conf.rxmode.max_rx_pkt_len = frame_size;
4917 maxfrs = IXGBE_READ_REG(hw, IXGBE_MAXFRS);
4918 maxfrs &= 0x0000FFFF;
4919 maxfrs |= (dev->data->dev_conf.rxmode.max_rx_pkt_len << 16);
4920 IXGBE_WRITE_REG(hw, IXGBE_MAXFRS, maxfrs);
4926 * Virtual Function operations
4929 ixgbevf_intr_disable(struct ixgbe_hw *hw)
4931 PMD_INIT_FUNC_TRACE();
4933 /* Clear interrupt mask to stop from interrupts being generated */
4934 IXGBE_WRITE_REG(hw, IXGBE_VTEIMC, IXGBE_VF_IRQ_CLEAR_MASK);
4936 IXGBE_WRITE_FLUSH(hw);
4940 ixgbevf_intr_enable(struct ixgbe_hw *hw)
4942 PMD_INIT_FUNC_TRACE();
4944 /* VF enable interrupt autoclean */
4945 IXGBE_WRITE_REG(hw, IXGBE_VTEIAM, IXGBE_VF_IRQ_ENABLE_MASK);
4946 IXGBE_WRITE_REG(hw, IXGBE_VTEIAC, IXGBE_VF_IRQ_ENABLE_MASK);
4947 IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, IXGBE_VF_IRQ_ENABLE_MASK);
4949 IXGBE_WRITE_FLUSH(hw);
4953 ixgbevf_dev_configure(struct rte_eth_dev *dev)
4955 struct rte_eth_conf *conf = &dev->data->dev_conf;
4956 struct ixgbe_adapter *adapter =
4957 (struct ixgbe_adapter *)dev->data->dev_private;
4959 PMD_INIT_LOG(DEBUG, "Configured Virtual Function port id: %d",
4960 dev->data->port_id);
4963 * VF has no ability to enable/disable HW CRC
4964 * Keep the persistent behavior the same as Host PF
4966 #ifndef RTE_LIBRTE_IXGBE_PF_DISABLE_STRIP_CRC
4967 if (!conf->rxmode.hw_strip_crc) {
4968 PMD_INIT_LOG(NOTICE, "VF can't disable HW CRC Strip");
4969 conf->rxmode.hw_strip_crc = 1;
4972 if (conf->rxmode.hw_strip_crc) {
4973 PMD_INIT_LOG(NOTICE, "VF can't enable HW CRC Strip");
4974 conf->rxmode.hw_strip_crc = 0;
4979 * Initialize to TRUE. If any of Rx queues doesn't meet the bulk
4980 * allocation or vector Rx preconditions we will reset it.
4982 adapter->rx_bulk_alloc_allowed = true;
4983 adapter->rx_vec_allowed = true;
4989 ixgbevf_dev_start(struct rte_eth_dev *dev)
4991 struct ixgbe_hw *hw =
4992 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4993 uint32_t intr_vector = 0;
4994 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
4995 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
4999 PMD_INIT_FUNC_TRACE();
5001 hw->mac.ops.reset_hw(hw);
5002 hw->mac.get_link_status = true;
5004 /* negotiate mailbox API version to use with the PF. */
5005 ixgbevf_negotiate_api(hw);
5007 ixgbevf_dev_tx_init(dev);
5009 /* This can fail when allocating mbufs for descriptor rings */
5010 err = ixgbevf_dev_rx_init(dev);
5012 PMD_INIT_LOG(ERR, "Unable to initialize RX hardware (%d)", err);
5013 ixgbe_dev_clear_queues(dev);
5018 ixgbevf_set_vfta_all(dev, 1);
5021 mask = ETH_VLAN_STRIP_MASK | ETH_VLAN_FILTER_MASK |
5022 ETH_VLAN_EXTEND_MASK;
5023 ixgbevf_vlan_offload_set(dev, mask);
5025 ixgbevf_dev_rxtx_start(dev);
5027 /* check and configure queue intr-vector mapping */
5028 if (dev->data->dev_conf.intr_conf.rxq != 0) {
5029 intr_vector = dev->data->nb_rx_queues;
5030 if (rte_intr_efd_enable(intr_handle, intr_vector))
5034 if (rte_intr_dp_is_en(intr_handle) && !intr_handle->intr_vec) {
5035 intr_handle->intr_vec =
5036 rte_zmalloc("intr_vec",
5037 dev->data->nb_rx_queues * sizeof(int), 0);
5038 if (intr_handle->intr_vec == NULL) {
5039 PMD_INIT_LOG(ERR, "Failed to allocate %d rx_queues"
5040 " intr_vec", dev->data->nb_rx_queues);
5044 ixgbevf_configure_msix(dev);
5046 rte_intr_enable(intr_handle);
5048 /* Re-enable interrupt for VF */
5049 ixgbevf_intr_enable(hw);
5055 ixgbevf_dev_stop(struct rte_eth_dev *dev)
5057 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5058 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
5059 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5061 PMD_INIT_FUNC_TRACE();
5063 ixgbevf_intr_disable(hw);
5065 hw->adapter_stopped = 1;
5066 ixgbe_stop_adapter(hw);
5069 * Clear what we set, but we still keep shadow_vfta to
5070 * restore after device starts
5072 ixgbevf_set_vfta_all(dev, 0);
5074 /* Clear stored conf */
5075 dev->data->scattered_rx = 0;
5077 ixgbe_dev_clear_queues(dev);
5079 /* Clean datapath event and queue/vec mapping */
5080 rte_intr_efd_disable(intr_handle);
5081 if (intr_handle->intr_vec != NULL) {
5082 rte_free(intr_handle->intr_vec);
5083 intr_handle->intr_vec = NULL;
5088 ixgbevf_dev_close(struct rte_eth_dev *dev)
5090 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5092 PMD_INIT_FUNC_TRACE();
5096 ixgbevf_dev_stop(dev);
5098 ixgbe_dev_free_queues(dev);
5101 * Remove the VF MAC address ro ensure
5102 * that the VF traffic goes to the PF
5103 * after stop, close and detach of the VF
5105 ixgbevf_remove_mac_addr(dev, 0);
5112 ixgbevf_dev_reset(struct rte_eth_dev *dev)
5116 ret = eth_ixgbevf_dev_uninit(dev);
5120 ret = eth_ixgbevf_dev_init(dev);
5125 static void ixgbevf_set_vfta_all(struct rte_eth_dev *dev, bool on)
5127 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5128 struct ixgbe_vfta *shadow_vfta =
5129 IXGBE_DEV_PRIVATE_TO_VFTA(dev->data->dev_private);
5130 int i = 0, j = 0, vfta = 0, mask = 1;
5132 for (i = 0; i < IXGBE_VFTA_SIZE; i++) {
5133 vfta = shadow_vfta->vfta[i];
5136 for (j = 0; j < 32; j++) {
5138 ixgbe_set_vfta(hw, (i<<5)+j, 0,
5148 ixgbevf_vlan_filter_set(struct rte_eth_dev *dev, uint16_t vlan_id, int on)
5150 struct ixgbe_hw *hw =
5151 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5152 struct ixgbe_vfta *shadow_vfta =
5153 IXGBE_DEV_PRIVATE_TO_VFTA(dev->data->dev_private);
5154 uint32_t vid_idx = 0;
5155 uint32_t vid_bit = 0;
5158 PMD_INIT_FUNC_TRACE();
5160 /* vind is not used in VF driver, set to 0, check ixgbe_set_vfta_vf */
5161 ret = ixgbe_set_vfta(hw, vlan_id, 0, !!on, false);
5163 PMD_INIT_LOG(ERR, "Unable to set VF vlan");
5166 vid_idx = (uint32_t) ((vlan_id >> 5) & 0x7F);
5167 vid_bit = (uint32_t) (1 << (vlan_id & 0x1F));
5169 /* Save what we set and retore it after device reset */
5171 shadow_vfta->vfta[vid_idx] |= vid_bit;
5173 shadow_vfta->vfta[vid_idx] &= ~vid_bit;
5179 ixgbevf_vlan_strip_queue_set(struct rte_eth_dev *dev, uint16_t queue, int on)
5181 struct ixgbe_hw *hw =
5182 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5185 PMD_INIT_FUNC_TRACE();
5187 if (queue >= hw->mac.max_rx_queues)
5190 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(queue));
5192 ctrl |= IXGBE_RXDCTL_VME;
5194 ctrl &= ~IXGBE_RXDCTL_VME;
5195 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(queue), ctrl);
5197 ixgbe_vlan_hw_strip_bitmap_set(dev, queue, on);
5201 ixgbevf_vlan_offload_set(struct rte_eth_dev *dev, int mask)
5203 struct ixgbe_hw *hw =
5204 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5208 /* VF function only support hw strip feature, others are not support */
5209 if (mask & ETH_VLAN_STRIP_MASK) {
5210 on = !!(dev->data->dev_conf.rxmode.hw_vlan_strip);
5212 for (i = 0; i < hw->mac.max_rx_queues; i++)
5213 ixgbevf_vlan_strip_queue_set(dev, i, on);
5218 ixgbe_vt_check(struct ixgbe_hw *hw)
5222 /* if Virtualization Technology is enabled */
5223 reg_val = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
5224 if (!(reg_val & IXGBE_VT_CTL_VT_ENABLE)) {
5225 PMD_INIT_LOG(ERR, "VT must be enabled for this setting");
5233 ixgbe_uta_vector(struct ixgbe_hw *hw, struct ether_addr *uc_addr)
5235 uint32_t vector = 0;
5237 switch (hw->mac.mc_filter_type) {
5238 case 0: /* use bits [47:36] of the address */
5239 vector = ((uc_addr->addr_bytes[4] >> 4) |
5240 (((uint16_t)uc_addr->addr_bytes[5]) << 4));
5242 case 1: /* use bits [46:35] of the address */
5243 vector = ((uc_addr->addr_bytes[4] >> 3) |
5244 (((uint16_t)uc_addr->addr_bytes[5]) << 5));
5246 case 2: /* use bits [45:34] of the address */
5247 vector = ((uc_addr->addr_bytes[4] >> 2) |
5248 (((uint16_t)uc_addr->addr_bytes[5]) << 6));
5250 case 3: /* use bits [43:32] of the address */
5251 vector = ((uc_addr->addr_bytes[4]) |
5252 (((uint16_t)uc_addr->addr_bytes[5]) << 8));
5254 default: /* Invalid mc_filter_type */
5258 /* vector can only be 12-bits or boundary will be exceeded */
5264 ixgbe_uc_hash_table_set(struct rte_eth_dev *dev, struct ether_addr *mac_addr,
5272 const uint32_t ixgbe_uta_idx_mask = 0x7F;
5273 const uint32_t ixgbe_uta_bit_shift = 5;
5274 const uint32_t ixgbe_uta_bit_mask = (0x1 << ixgbe_uta_bit_shift) - 1;
5275 const uint32_t bit1 = 0x1;
5277 struct ixgbe_hw *hw =
5278 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5279 struct ixgbe_uta_info *uta_info =
5280 IXGBE_DEV_PRIVATE_TO_UTA(dev->data->dev_private);
5282 /* The UTA table only exists on 82599 hardware and newer */
5283 if (hw->mac.type < ixgbe_mac_82599EB)
5286 vector = ixgbe_uta_vector(hw, mac_addr);
5287 uta_idx = (vector >> ixgbe_uta_bit_shift) & ixgbe_uta_idx_mask;
5288 uta_shift = vector & ixgbe_uta_bit_mask;
5290 rc = ((uta_info->uta_shadow[uta_idx] >> uta_shift & bit1) != 0);
5294 reg_val = IXGBE_READ_REG(hw, IXGBE_UTA(uta_idx));
5296 uta_info->uta_in_use++;
5297 reg_val |= (bit1 << uta_shift);
5298 uta_info->uta_shadow[uta_idx] |= (bit1 << uta_shift);
5300 uta_info->uta_in_use--;
5301 reg_val &= ~(bit1 << uta_shift);
5302 uta_info->uta_shadow[uta_idx] &= ~(bit1 << uta_shift);
5305 IXGBE_WRITE_REG(hw, IXGBE_UTA(uta_idx), reg_val);
5307 if (uta_info->uta_in_use > 0)
5308 IXGBE_WRITE_REG(hw, IXGBE_MCSTCTRL,
5309 IXGBE_MCSTCTRL_MFE | hw->mac.mc_filter_type);
5311 IXGBE_WRITE_REG(hw, IXGBE_MCSTCTRL, hw->mac.mc_filter_type);
5317 ixgbe_uc_all_hash_table_set(struct rte_eth_dev *dev, uint8_t on)
5320 struct ixgbe_hw *hw =
5321 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5322 struct ixgbe_uta_info *uta_info =
5323 IXGBE_DEV_PRIVATE_TO_UTA(dev->data->dev_private);
5325 /* The UTA table only exists on 82599 hardware and newer */
5326 if (hw->mac.type < ixgbe_mac_82599EB)
5330 for (i = 0; i < ETH_VMDQ_NUM_UC_HASH_ARRAY; i++) {
5331 uta_info->uta_shadow[i] = ~0;
5332 IXGBE_WRITE_REG(hw, IXGBE_UTA(i), ~0);
5335 for (i = 0; i < ETH_VMDQ_NUM_UC_HASH_ARRAY; i++) {
5336 uta_info->uta_shadow[i] = 0;
5337 IXGBE_WRITE_REG(hw, IXGBE_UTA(i), 0);
5345 ixgbe_convert_vm_rx_mask_to_val(uint16_t rx_mask, uint32_t orig_val)
5347 uint32_t new_val = orig_val;
5349 if (rx_mask & ETH_VMDQ_ACCEPT_UNTAG)
5350 new_val |= IXGBE_VMOLR_AUPE;
5351 if (rx_mask & ETH_VMDQ_ACCEPT_HASH_MC)
5352 new_val |= IXGBE_VMOLR_ROMPE;
5353 if (rx_mask & ETH_VMDQ_ACCEPT_HASH_UC)
5354 new_val |= IXGBE_VMOLR_ROPE;
5355 if (rx_mask & ETH_VMDQ_ACCEPT_BROADCAST)
5356 new_val |= IXGBE_VMOLR_BAM;
5357 if (rx_mask & ETH_VMDQ_ACCEPT_MULTICAST)
5358 new_val |= IXGBE_VMOLR_MPE;
5363 #define IXGBE_MRCTL_VPME 0x01 /* Virtual Pool Mirroring. */
5364 #define IXGBE_MRCTL_UPME 0x02 /* Uplink Port Mirroring. */
5365 #define IXGBE_MRCTL_DPME 0x04 /* Downlink Port Mirroring. */
5366 #define IXGBE_MRCTL_VLME 0x08 /* VLAN Mirroring. */
5367 #define IXGBE_INVALID_MIRROR_TYPE(mirror_type) \
5368 ((mirror_type) & ~(uint8_t)(ETH_MIRROR_VIRTUAL_POOL_UP | \
5369 ETH_MIRROR_UPLINK_PORT | ETH_MIRROR_DOWNLINK_PORT | ETH_MIRROR_VLAN))
5372 ixgbe_mirror_rule_set(struct rte_eth_dev *dev,
5373 struct rte_eth_mirror_conf *mirror_conf,
5374 uint8_t rule_id, uint8_t on)
5376 uint32_t mr_ctl, vlvf;
5377 uint32_t mp_lsb = 0;
5378 uint32_t mv_msb = 0;
5379 uint32_t mv_lsb = 0;
5380 uint32_t mp_msb = 0;
5383 uint64_t vlan_mask = 0;
5385 const uint8_t pool_mask_offset = 32;
5386 const uint8_t vlan_mask_offset = 32;
5387 const uint8_t dst_pool_offset = 8;
5388 const uint8_t rule_mr_offset = 4;
5389 const uint8_t mirror_rule_mask = 0x0F;
5391 struct ixgbe_mirror_info *mr_info =
5392 (IXGBE_DEV_PRIVATE_TO_PFDATA(dev->data->dev_private));
5393 struct ixgbe_hw *hw =
5394 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5395 uint8_t mirror_type = 0;
5397 if (ixgbe_vt_check(hw) < 0)
5400 if (rule_id >= IXGBE_MAX_MIRROR_RULES)
5403 if (IXGBE_INVALID_MIRROR_TYPE(mirror_conf->rule_type)) {
5404 PMD_DRV_LOG(ERR, "unsupported mirror type 0x%x.",
5405 mirror_conf->rule_type);
5409 if (mirror_conf->rule_type & ETH_MIRROR_VLAN) {
5410 mirror_type |= IXGBE_MRCTL_VLME;
5411 /* Check if vlan id is valid and find conresponding VLAN ID
5414 for (i = 0; i < IXGBE_VLVF_ENTRIES; i++) {
5415 if (mirror_conf->vlan.vlan_mask & (1ULL << i)) {
5416 /* search vlan id related pool vlan filter
5419 reg_index = ixgbe_find_vlvf_slot(
5421 mirror_conf->vlan.vlan_id[i],
5425 vlvf = IXGBE_READ_REG(hw,
5426 IXGBE_VLVF(reg_index));
5427 if ((vlvf & IXGBE_VLVF_VIEN) &&
5428 ((vlvf & IXGBE_VLVF_VLANID_MASK) ==
5429 mirror_conf->vlan.vlan_id[i]))
5430 vlan_mask |= (1ULL << reg_index);
5437 mv_lsb = vlan_mask & 0xFFFFFFFF;
5438 mv_msb = vlan_mask >> vlan_mask_offset;
5440 mr_info->mr_conf[rule_id].vlan.vlan_mask =
5441 mirror_conf->vlan.vlan_mask;
5442 for (i = 0; i < ETH_VMDQ_MAX_VLAN_FILTERS; i++) {
5443 if (mirror_conf->vlan.vlan_mask & (1ULL << i))
5444 mr_info->mr_conf[rule_id].vlan.vlan_id[i] =
5445 mirror_conf->vlan.vlan_id[i];
5450 mr_info->mr_conf[rule_id].vlan.vlan_mask = 0;
5451 for (i = 0; i < ETH_VMDQ_MAX_VLAN_FILTERS; i++)
5452 mr_info->mr_conf[rule_id].vlan.vlan_id[i] = 0;
5457 * if enable pool mirror, write related pool mask register,if disable
5458 * pool mirror, clear PFMRVM register
5460 if (mirror_conf->rule_type & ETH_MIRROR_VIRTUAL_POOL_UP) {
5461 mirror_type |= IXGBE_MRCTL_VPME;
5463 mp_lsb = mirror_conf->pool_mask & 0xFFFFFFFF;
5464 mp_msb = mirror_conf->pool_mask >> pool_mask_offset;
5465 mr_info->mr_conf[rule_id].pool_mask =
5466 mirror_conf->pool_mask;
5471 mr_info->mr_conf[rule_id].pool_mask = 0;
5474 if (mirror_conf->rule_type & ETH_MIRROR_UPLINK_PORT)
5475 mirror_type |= IXGBE_MRCTL_UPME;
5476 if (mirror_conf->rule_type & ETH_MIRROR_DOWNLINK_PORT)
5477 mirror_type |= IXGBE_MRCTL_DPME;
5479 /* read mirror control register and recalculate it */
5480 mr_ctl = IXGBE_READ_REG(hw, IXGBE_MRCTL(rule_id));
5483 mr_ctl |= mirror_type;
5484 mr_ctl &= mirror_rule_mask;
5485 mr_ctl |= mirror_conf->dst_pool << dst_pool_offset;
5487 mr_ctl &= ~(mirror_conf->rule_type & mirror_rule_mask);
5490 mr_info->mr_conf[rule_id].rule_type = mirror_conf->rule_type;
5491 mr_info->mr_conf[rule_id].dst_pool = mirror_conf->dst_pool;
5493 /* write mirrror control register */
5494 IXGBE_WRITE_REG(hw, IXGBE_MRCTL(rule_id), mr_ctl);
5496 /* write pool mirrror control register */
5497 if (mirror_conf->rule_type & ETH_MIRROR_VIRTUAL_POOL_UP) {
5498 IXGBE_WRITE_REG(hw, IXGBE_VMRVM(rule_id), mp_lsb);
5499 IXGBE_WRITE_REG(hw, IXGBE_VMRVM(rule_id + rule_mr_offset),
5502 /* write VLAN mirrror control register */
5503 if (mirror_conf->rule_type & ETH_MIRROR_VLAN) {
5504 IXGBE_WRITE_REG(hw, IXGBE_VMRVLAN(rule_id), mv_lsb);
5505 IXGBE_WRITE_REG(hw, IXGBE_VMRVLAN(rule_id + rule_mr_offset),
5513 ixgbe_mirror_rule_reset(struct rte_eth_dev *dev, uint8_t rule_id)
5516 uint32_t lsb_val = 0;
5517 uint32_t msb_val = 0;
5518 const uint8_t rule_mr_offset = 4;
5520 struct ixgbe_hw *hw =
5521 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5522 struct ixgbe_mirror_info *mr_info =
5523 (IXGBE_DEV_PRIVATE_TO_PFDATA(dev->data->dev_private));
5525 if (ixgbe_vt_check(hw) < 0)
5528 if (rule_id >= IXGBE_MAX_MIRROR_RULES)
5531 memset(&mr_info->mr_conf[rule_id], 0,
5532 sizeof(struct rte_eth_mirror_conf));
5534 /* clear PFVMCTL register */
5535 IXGBE_WRITE_REG(hw, IXGBE_MRCTL(rule_id), mr_ctl);
5537 /* clear pool mask register */
5538 IXGBE_WRITE_REG(hw, IXGBE_VMRVM(rule_id), lsb_val);
5539 IXGBE_WRITE_REG(hw, IXGBE_VMRVM(rule_id + rule_mr_offset), msb_val);
5541 /* clear vlan mask register */
5542 IXGBE_WRITE_REG(hw, IXGBE_VMRVLAN(rule_id), lsb_val);
5543 IXGBE_WRITE_REG(hw, IXGBE_VMRVLAN(rule_id + rule_mr_offset), msb_val);
5549 ixgbevf_dev_rx_queue_intr_enable(struct rte_eth_dev *dev, uint16_t queue_id)
5551 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
5552 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5554 struct ixgbe_hw *hw =
5555 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5557 mask = IXGBE_READ_REG(hw, IXGBE_VTEIMS);
5558 mask |= (1 << IXGBE_MISC_VEC_ID);
5559 RTE_SET_USED(queue_id);
5560 IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, mask);
5562 rte_intr_enable(intr_handle);
5568 ixgbevf_dev_rx_queue_intr_disable(struct rte_eth_dev *dev, uint16_t queue_id)
5571 struct ixgbe_hw *hw =
5572 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5574 mask = IXGBE_READ_REG(hw, IXGBE_VTEIMS);
5575 mask &= ~(1 << IXGBE_MISC_VEC_ID);
5576 RTE_SET_USED(queue_id);
5577 IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, mask);
5583 ixgbe_dev_rx_queue_intr_enable(struct rte_eth_dev *dev, uint16_t queue_id)
5585 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
5586 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5588 struct ixgbe_hw *hw =
5589 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5590 struct ixgbe_interrupt *intr =
5591 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
5593 if (queue_id < 16) {
5594 ixgbe_disable_intr(hw);
5595 intr->mask |= (1 << queue_id);
5596 ixgbe_enable_intr(dev);
5597 } else if (queue_id < 32) {
5598 mask = IXGBE_READ_REG(hw, IXGBE_EIMS_EX(0));
5599 mask &= (1 << queue_id);
5600 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(0), mask);
5601 } else if (queue_id < 64) {
5602 mask = IXGBE_READ_REG(hw, IXGBE_EIMS_EX(1));
5603 mask &= (1 << (queue_id - 32));
5604 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(1), mask);
5606 rte_intr_enable(intr_handle);
5612 ixgbe_dev_rx_queue_intr_disable(struct rte_eth_dev *dev, uint16_t queue_id)
5615 struct ixgbe_hw *hw =
5616 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5617 struct ixgbe_interrupt *intr =
5618 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
5620 if (queue_id < 16) {
5621 ixgbe_disable_intr(hw);
5622 intr->mask &= ~(1 << queue_id);
5623 ixgbe_enable_intr(dev);
5624 } else if (queue_id < 32) {
5625 mask = IXGBE_READ_REG(hw, IXGBE_EIMS_EX(0));
5626 mask &= ~(1 << queue_id);
5627 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(0), mask);
5628 } else if (queue_id < 64) {
5629 mask = IXGBE_READ_REG(hw, IXGBE_EIMS_EX(1));
5630 mask &= ~(1 << (queue_id - 32));
5631 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(1), mask);
5638 ixgbevf_set_ivar_map(struct ixgbe_hw *hw, int8_t direction,
5639 uint8_t queue, uint8_t msix_vector)
5643 if (direction == -1) {
5645 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
5646 tmp = IXGBE_READ_REG(hw, IXGBE_VTIVAR_MISC);
5649 IXGBE_WRITE_REG(hw, IXGBE_VTIVAR_MISC, tmp);
5651 /* rx or tx cause */
5652 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
5653 idx = ((16 * (queue & 1)) + (8 * direction));
5654 tmp = IXGBE_READ_REG(hw, IXGBE_VTIVAR(queue >> 1));
5655 tmp &= ~(0xFF << idx);
5656 tmp |= (msix_vector << idx);
5657 IXGBE_WRITE_REG(hw, IXGBE_VTIVAR(queue >> 1), tmp);
5662 * set the IVAR registers, mapping interrupt causes to vectors
5664 * pointer to ixgbe_hw struct
5666 * 0 for Rx, 1 for Tx, -1 for other causes
5668 * queue to map the corresponding interrupt to
5670 * the vector to map to the corresponding queue
5673 ixgbe_set_ivar_map(struct ixgbe_hw *hw, int8_t direction,
5674 uint8_t queue, uint8_t msix_vector)
5678 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
5679 if (hw->mac.type == ixgbe_mac_82598EB) {
5680 if (direction == -1)
5682 idx = (((direction * 64) + queue) >> 2) & 0x1F;
5683 tmp = IXGBE_READ_REG(hw, IXGBE_IVAR(idx));
5684 tmp &= ~(0xFF << (8 * (queue & 0x3)));
5685 tmp |= (msix_vector << (8 * (queue & 0x3)));
5686 IXGBE_WRITE_REG(hw, IXGBE_IVAR(idx), tmp);
5687 } else if ((hw->mac.type == ixgbe_mac_82599EB) ||
5688 (hw->mac.type == ixgbe_mac_X540) ||
5689 (hw->mac.type == ixgbe_mac_X550)) {
5690 if (direction == -1) {
5692 idx = ((queue & 1) * 8);
5693 tmp = IXGBE_READ_REG(hw, IXGBE_IVAR_MISC);
5694 tmp &= ~(0xFF << idx);
5695 tmp |= (msix_vector << idx);
5696 IXGBE_WRITE_REG(hw, IXGBE_IVAR_MISC, tmp);
5698 /* rx or tx causes */
5699 idx = ((16 * (queue & 1)) + (8 * direction));
5700 tmp = IXGBE_READ_REG(hw, IXGBE_IVAR(queue >> 1));
5701 tmp &= ~(0xFF << idx);
5702 tmp |= (msix_vector << idx);
5703 IXGBE_WRITE_REG(hw, IXGBE_IVAR(queue >> 1), tmp);
5709 ixgbevf_configure_msix(struct rte_eth_dev *dev)
5711 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
5712 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5713 struct ixgbe_hw *hw =
5714 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5716 uint32_t vector_idx = IXGBE_MISC_VEC_ID;
5718 /* Configure VF other cause ivar */
5719 ixgbevf_set_ivar_map(hw, -1, 1, vector_idx);
5721 /* won't configure msix register if no mapping is done
5722 * between intr vector and event fd.
5724 if (!rte_intr_dp_is_en(intr_handle))
5727 /* Configure all RX queues of VF */
5728 for (q_idx = 0; q_idx < dev->data->nb_rx_queues; q_idx++) {
5729 /* Force all queue use vector 0,
5730 * as IXGBE_VF_MAXMSIVECOTR = 1
5732 ixgbevf_set_ivar_map(hw, 0, q_idx, vector_idx);
5733 intr_handle->intr_vec[q_idx] = vector_idx;
5738 * Sets up the hardware to properly generate MSI-X interrupts
5740 * board private structure
5743 ixgbe_configure_msix(struct rte_eth_dev *dev)
5745 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
5746 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5747 struct ixgbe_hw *hw =
5748 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5749 uint32_t queue_id, base = IXGBE_MISC_VEC_ID;
5750 uint32_t vec = IXGBE_MISC_VEC_ID;
5754 /* won't configure msix register if no mapping is done
5755 * between intr vector and event fd
5757 if (!rte_intr_dp_is_en(intr_handle))
5760 if (rte_intr_allow_others(intr_handle))
5761 vec = base = IXGBE_RX_VEC_START;
5763 /* setup GPIE for MSI-x mode */
5764 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
5765 gpie |= IXGBE_GPIE_MSIX_MODE | IXGBE_GPIE_PBA_SUPPORT |
5766 IXGBE_GPIE_OCD | IXGBE_GPIE_EIAME;
5767 /* auto clearing and auto setting corresponding bits in EIMS
5768 * when MSI-X interrupt is triggered
5770 if (hw->mac.type == ixgbe_mac_82598EB) {
5771 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
5773 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(0), 0xFFFFFFFF);
5774 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(1), 0xFFFFFFFF);
5776 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
5778 /* Populate the IVAR table and set the ITR values to the
5779 * corresponding register.
5781 for (queue_id = 0; queue_id < dev->data->nb_rx_queues;
5783 /* by default, 1:1 mapping */
5784 ixgbe_set_ivar_map(hw, 0, queue_id, vec);
5785 intr_handle->intr_vec[queue_id] = vec;
5786 if (vec < base + intr_handle->nb_efd - 1)
5790 switch (hw->mac.type) {
5791 case ixgbe_mac_82598EB:
5792 ixgbe_set_ivar_map(hw, -1, IXGBE_IVAR_OTHER_CAUSES_INDEX,
5795 case ixgbe_mac_82599EB:
5796 case ixgbe_mac_X540:
5797 case ixgbe_mac_X550:
5798 ixgbe_set_ivar_map(hw, -1, 1, IXGBE_MISC_VEC_ID);
5803 IXGBE_WRITE_REG(hw, IXGBE_EITR(IXGBE_MISC_VEC_ID),
5804 IXGBE_MIN_INTER_INTERRUPT_INTERVAL_DEFAULT & 0xFFF);
5806 /* set up to autoclear timer, and the vectors */
5807 mask = IXGBE_EIMS_ENABLE_MASK;
5808 mask &= ~(IXGBE_EIMS_OTHER |
5809 IXGBE_EIMS_MAILBOX |
5812 IXGBE_WRITE_REG(hw, IXGBE_EIAC, mask);
5816 ixgbe_set_queue_rate_limit(struct rte_eth_dev *dev,
5817 uint16_t queue_idx, uint16_t tx_rate)
5819 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5820 uint32_t rf_dec, rf_int;
5822 uint16_t link_speed = dev->data->dev_link.link_speed;
5824 if (queue_idx >= hw->mac.max_tx_queues)
5828 /* Calculate the rate factor values to set */
5829 rf_int = (uint32_t)link_speed / (uint32_t)tx_rate;
5830 rf_dec = (uint32_t)link_speed % (uint32_t)tx_rate;
5831 rf_dec = (rf_dec << IXGBE_RTTBCNRC_RF_INT_SHIFT) / tx_rate;
5833 bcnrc_val = IXGBE_RTTBCNRC_RS_ENA;
5834 bcnrc_val |= ((rf_int << IXGBE_RTTBCNRC_RF_INT_SHIFT) &
5835 IXGBE_RTTBCNRC_RF_INT_MASK_M);
5836 bcnrc_val |= (rf_dec & IXGBE_RTTBCNRC_RF_DEC_MASK);
5842 * Set global transmit compensation time to the MMW_SIZE in RTTBCNRM
5843 * register. MMW_SIZE=0x014 if 9728-byte jumbo is supported, otherwise
5846 if ((dev->data->dev_conf.rxmode.jumbo_frame == 1) &&
5847 (dev->data->dev_conf.rxmode.max_rx_pkt_len >=
5848 IXGBE_MAX_JUMBO_FRAME_SIZE))
5849 IXGBE_WRITE_REG(hw, IXGBE_RTTBCNRM,
5850 IXGBE_MMW_SIZE_JUMBO_FRAME);
5852 IXGBE_WRITE_REG(hw, IXGBE_RTTBCNRM,
5853 IXGBE_MMW_SIZE_DEFAULT);
5855 /* Set RTTBCNRC of queue X */
5856 IXGBE_WRITE_REG(hw, IXGBE_RTTDQSEL, queue_idx);
5857 IXGBE_WRITE_REG(hw, IXGBE_RTTBCNRC, bcnrc_val);
5858 IXGBE_WRITE_FLUSH(hw);
5864 ixgbevf_add_mac_addr(struct rte_eth_dev *dev, struct ether_addr *mac_addr,
5865 __attribute__((unused)) uint32_t index,
5866 __attribute__((unused)) uint32_t pool)
5868 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5872 * On a 82599 VF, adding again the same MAC addr is not an idempotent
5873 * operation. Trap this case to avoid exhausting the [very limited]
5874 * set of PF resources used to store VF MAC addresses.
5876 if (memcmp(hw->mac.perm_addr, mac_addr, sizeof(struct ether_addr)) == 0)
5878 diag = ixgbevf_set_uc_addr_vf(hw, 2, mac_addr->addr_bytes);
5880 PMD_DRV_LOG(ERR, "Unable to add MAC address "
5881 "%02x:%02x:%02x:%02x:%02x:%02x - diag=%d",
5882 mac_addr->addr_bytes[0],
5883 mac_addr->addr_bytes[1],
5884 mac_addr->addr_bytes[2],
5885 mac_addr->addr_bytes[3],
5886 mac_addr->addr_bytes[4],
5887 mac_addr->addr_bytes[5],
5893 ixgbevf_remove_mac_addr(struct rte_eth_dev *dev, uint32_t index)
5895 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5896 struct ether_addr *perm_addr = (struct ether_addr *) hw->mac.perm_addr;
5897 struct ether_addr *mac_addr;
5902 * The IXGBE_VF_SET_MACVLAN command of the ixgbe-pf driver does
5903 * not support the deletion of a given MAC address.
5904 * Instead, it imposes to delete all MAC addresses, then to add again
5905 * all MAC addresses with the exception of the one to be deleted.
5907 (void) ixgbevf_set_uc_addr_vf(hw, 0, NULL);
5910 * Add again all MAC addresses, with the exception of the deleted one
5911 * and of the permanent MAC address.
5913 for (i = 0, mac_addr = dev->data->mac_addrs;
5914 i < hw->mac.num_rar_entries; i++, mac_addr++) {
5915 /* Skip the deleted MAC address */
5918 /* Skip NULL MAC addresses */
5919 if (is_zero_ether_addr(mac_addr))
5921 /* Skip the permanent MAC address */
5922 if (memcmp(perm_addr, mac_addr, sizeof(struct ether_addr)) == 0)
5924 diag = ixgbevf_set_uc_addr_vf(hw, 2, mac_addr->addr_bytes);
5927 "Adding again MAC address "
5928 "%02x:%02x:%02x:%02x:%02x:%02x failed "
5930 mac_addr->addr_bytes[0],
5931 mac_addr->addr_bytes[1],
5932 mac_addr->addr_bytes[2],
5933 mac_addr->addr_bytes[3],
5934 mac_addr->addr_bytes[4],
5935 mac_addr->addr_bytes[5],
5941 ixgbevf_set_default_mac_addr(struct rte_eth_dev *dev, struct ether_addr *addr)
5943 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5945 hw->mac.ops.set_rar(hw, 0, (void *)addr, 0, 0);
5949 ixgbe_syn_filter_set(struct rte_eth_dev *dev,
5950 struct rte_eth_syn_filter *filter,
5953 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5954 struct ixgbe_filter_info *filter_info =
5955 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
5959 if (filter->queue >= IXGBE_MAX_RX_QUEUE_NUM)
5962 syn_info = filter_info->syn_info;
5965 if (syn_info & IXGBE_SYN_FILTER_ENABLE)
5967 synqf = (uint32_t)(((filter->queue << IXGBE_SYN_FILTER_QUEUE_SHIFT) &
5968 IXGBE_SYN_FILTER_QUEUE) | IXGBE_SYN_FILTER_ENABLE);
5970 if (filter->hig_pri)
5971 synqf |= IXGBE_SYN_FILTER_SYNQFP;
5973 synqf &= ~IXGBE_SYN_FILTER_SYNQFP;
5975 synqf = IXGBE_READ_REG(hw, IXGBE_SYNQF);
5976 if (!(syn_info & IXGBE_SYN_FILTER_ENABLE))
5978 synqf &= ~(IXGBE_SYN_FILTER_QUEUE | IXGBE_SYN_FILTER_ENABLE);
5981 filter_info->syn_info = synqf;
5982 IXGBE_WRITE_REG(hw, IXGBE_SYNQF, synqf);
5983 IXGBE_WRITE_FLUSH(hw);
5988 ixgbe_syn_filter_get(struct rte_eth_dev *dev,
5989 struct rte_eth_syn_filter *filter)
5991 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5992 uint32_t synqf = IXGBE_READ_REG(hw, IXGBE_SYNQF);
5994 if (synqf & IXGBE_SYN_FILTER_ENABLE) {
5995 filter->hig_pri = (synqf & IXGBE_SYN_FILTER_SYNQFP) ? 1 : 0;
5996 filter->queue = (uint16_t)((synqf & IXGBE_SYN_FILTER_QUEUE) >> 1);
6003 ixgbe_syn_filter_handle(struct rte_eth_dev *dev,
6004 enum rte_filter_op filter_op,
6007 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6010 MAC_TYPE_FILTER_SUP(hw->mac.type);
6012 if (filter_op == RTE_ETH_FILTER_NOP)
6016 PMD_DRV_LOG(ERR, "arg shouldn't be NULL for operation %u",
6021 switch (filter_op) {
6022 case RTE_ETH_FILTER_ADD:
6023 ret = ixgbe_syn_filter_set(dev,
6024 (struct rte_eth_syn_filter *)arg,
6027 case RTE_ETH_FILTER_DELETE:
6028 ret = ixgbe_syn_filter_set(dev,
6029 (struct rte_eth_syn_filter *)arg,
6032 case RTE_ETH_FILTER_GET:
6033 ret = ixgbe_syn_filter_get(dev,
6034 (struct rte_eth_syn_filter *)arg);
6037 PMD_DRV_LOG(ERR, "unsupported operation %u", filter_op);
6046 static inline enum ixgbe_5tuple_protocol
6047 convert_protocol_type(uint8_t protocol_value)
6049 if (protocol_value == IPPROTO_TCP)
6050 return IXGBE_FILTER_PROTOCOL_TCP;
6051 else if (protocol_value == IPPROTO_UDP)
6052 return IXGBE_FILTER_PROTOCOL_UDP;
6053 else if (protocol_value == IPPROTO_SCTP)
6054 return IXGBE_FILTER_PROTOCOL_SCTP;
6056 return IXGBE_FILTER_PROTOCOL_NONE;
6059 /* inject a 5-tuple filter to HW */
6061 ixgbe_inject_5tuple_filter(struct rte_eth_dev *dev,
6062 struct ixgbe_5tuple_filter *filter)
6064 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6066 uint32_t ftqf, sdpqf;
6067 uint32_t l34timir = 0;
6068 uint8_t mask = 0xff;
6072 sdpqf = (uint32_t)(filter->filter_info.dst_port <<
6073 IXGBE_SDPQF_DSTPORT_SHIFT);
6074 sdpqf = sdpqf | (filter->filter_info.src_port & IXGBE_SDPQF_SRCPORT);
6076 ftqf = (uint32_t)(filter->filter_info.proto &
6077 IXGBE_FTQF_PROTOCOL_MASK);
6078 ftqf |= (uint32_t)((filter->filter_info.priority &
6079 IXGBE_FTQF_PRIORITY_MASK) << IXGBE_FTQF_PRIORITY_SHIFT);
6080 if (filter->filter_info.src_ip_mask == 0) /* 0 means compare. */
6081 mask &= IXGBE_FTQF_SOURCE_ADDR_MASK;
6082 if (filter->filter_info.dst_ip_mask == 0)
6083 mask &= IXGBE_FTQF_DEST_ADDR_MASK;
6084 if (filter->filter_info.src_port_mask == 0)
6085 mask &= IXGBE_FTQF_SOURCE_PORT_MASK;
6086 if (filter->filter_info.dst_port_mask == 0)
6087 mask &= IXGBE_FTQF_DEST_PORT_MASK;
6088 if (filter->filter_info.proto_mask == 0)
6089 mask &= IXGBE_FTQF_PROTOCOL_COMP_MASK;
6090 ftqf |= mask << IXGBE_FTQF_5TUPLE_MASK_SHIFT;
6091 ftqf |= IXGBE_FTQF_POOL_MASK_EN;
6092 ftqf |= IXGBE_FTQF_QUEUE_ENABLE;
6094 IXGBE_WRITE_REG(hw, IXGBE_DAQF(i), filter->filter_info.dst_ip);
6095 IXGBE_WRITE_REG(hw, IXGBE_SAQF(i), filter->filter_info.src_ip);
6096 IXGBE_WRITE_REG(hw, IXGBE_SDPQF(i), sdpqf);
6097 IXGBE_WRITE_REG(hw, IXGBE_FTQF(i), ftqf);
6099 l34timir |= IXGBE_L34T_IMIR_RESERVE;
6100 l34timir |= (uint32_t)(filter->queue <<
6101 IXGBE_L34T_IMIR_QUEUE_SHIFT);
6102 IXGBE_WRITE_REG(hw, IXGBE_L34T_IMIR(i), l34timir);
6106 * add a 5tuple filter
6109 * dev: Pointer to struct rte_eth_dev.
6110 * index: the index the filter allocates.
6111 * filter: ponter to the filter that will be added.
6112 * rx_queue: the queue id the filter assigned to.
6115 * - On success, zero.
6116 * - On failure, a negative value.
6119 ixgbe_add_5tuple_filter(struct rte_eth_dev *dev,
6120 struct ixgbe_5tuple_filter *filter)
6122 struct ixgbe_filter_info *filter_info =
6123 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
6127 * look for an unused 5tuple filter index,
6128 * and insert the filter to list.
6130 for (i = 0; i < IXGBE_MAX_FTQF_FILTERS; i++) {
6131 idx = i / (sizeof(uint32_t) * NBBY);
6132 shift = i % (sizeof(uint32_t) * NBBY);
6133 if (!(filter_info->fivetuple_mask[idx] & (1 << shift))) {
6134 filter_info->fivetuple_mask[idx] |= 1 << shift;
6136 TAILQ_INSERT_TAIL(&filter_info->fivetuple_list,
6142 if (i >= IXGBE_MAX_FTQF_FILTERS) {
6143 PMD_DRV_LOG(ERR, "5tuple filters are full.");
6147 ixgbe_inject_5tuple_filter(dev, filter);
6153 * remove a 5tuple filter
6156 * dev: Pointer to struct rte_eth_dev.
6157 * filter: the pointer of the filter will be removed.
6160 ixgbe_remove_5tuple_filter(struct rte_eth_dev *dev,
6161 struct ixgbe_5tuple_filter *filter)
6163 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6164 struct ixgbe_filter_info *filter_info =
6165 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
6166 uint16_t index = filter->index;
6168 filter_info->fivetuple_mask[index / (sizeof(uint32_t) * NBBY)] &=
6169 ~(1 << (index % (sizeof(uint32_t) * NBBY)));
6170 TAILQ_REMOVE(&filter_info->fivetuple_list, filter, entries);
6173 IXGBE_WRITE_REG(hw, IXGBE_DAQF(index), 0);
6174 IXGBE_WRITE_REG(hw, IXGBE_SAQF(index), 0);
6175 IXGBE_WRITE_REG(hw, IXGBE_SDPQF(index), 0);
6176 IXGBE_WRITE_REG(hw, IXGBE_FTQF(index), 0);
6177 IXGBE_WRITE_REG(hw, IXGBE_L34T_IMIR(index), 0);
6181 ixgbevf_dev_set_mtu(struct rte_eth_dev *dev, uint16_t mtu)
6183 struct ixgbe_hw *hw;
6184 uint32_t max_frame = mtu + ETHER_HDR_LEN + ETHER_CRC_LEN;
6185 struct rte_eth_rxmode *rx_conf = &dev->data->dev_conf.rxmode;
6187 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6189 if ((mtu < ETHER_MIN_MTU) || (max_frame > ETHER_MAX_JUMBO_FRAME_LEN))
6192 /* refuse mtu that requires the support of scattered packets when this
6193 * feature has not been enabled before.
6195 if (!rx_conf->enable_scatter &&
6196 (max_frame + 2 * IXGBE_VLAN_TAG_SIZE >
6197 dev->data->min_rx_buf_size - RTE_PKTMBUF_HEADROOM))
6201 * When supported by the underlying PF driver, use the IXGBE_VF_SET_MTU
6202 * request of the version 2.0 of the mailbox API.
6203 * For now, use the IXGBE_VF_SET_LPE request of the version 1.0
6204 * of the mailbox API.
6205 * This call to IXGBE_SET_LPE action won't work with ixgbe pf drivers
6206 * prior to 3.11.33 which contains the following change:
6207 * "ixgbe: Enable jumbo frames support w/ SR-IOV"
6209 ixgbevf_rlpml_set_vf(hw, max_frame);
6211 /* update max frame size */
6212 dev->data->dev_conf.rxmode.max_rx_pkt_len = max_frame;
6216 static inline struct ixgbe_5tuple_filter *
6217 ixgbe_5tuple_filter_lookup(struct ixgbe_5tuple_filter_list *filter_list,
6218 struct ixgbe_5tuple_filter_info *key)
6220 struct ixgbe_5tuple_filter *it;
6222 TAILQ_FOREACH(it, filter_list, entries) {
6223 if (memcmp(key, &it->filter_info,
6224 sizeof(struct ixgbe_5tuple_filter_info)) == 0) {
6231 /* translate elements in struct rte_eth_ntuple_filter to struct ixgbe_5tuple_filter_info*/
6233 ntuple_filter_to_5tuple(struct rte_eth_ntuple_filter *filter,
6234 struct ixgbe_5tuple_filter_info *filter_info)
6236 if (filter->queue >= IXGBE_MAX_RX_QUEUE_NUM ||
6237 filter->priority > IXGBE_5TUPLE_MAX_PRI ||
6238 filter->priority < IXGBE_5TUPLE_MIN_PRI)
6241 switch (filter->dst_ip_mask) {
6243 filter_info->dst_ip_mask = 0;
6244 filter_info->dst_ip = filter->dst_ip;
6247 filter_info->dst_ip_mask = 1;
6250 PMD_DRV_LOG(ERR, "invalid dst_ip mask.");
6254 switch (filter->src_ip_mask) {
6256 filter_info->src_ip_mask = 0;
6257 filter_info->src_ip = filter->src_ip;
6260 filter_info->src_ip_mask = 1;
6263 PMD_DRV_LOG(ERR, "invalid src_ip mask.");
6267 switch (filter->dst_port_mask) {
6269 filter_info->dst_port_mask = 0;
6270 filter_info->dst_port = filter->dst_port;
6273 filter_info->dst_port_mask = 1;
6276 PMD_DRV_LOG(ERR, "invalid dst_port mask.");
6280 switch (filter->src_port_mask) {
6282 filter_info->src_port_mask = 0;
6283 filter_info->src_port = filter->src_port;
6286 filter_info->src_port_mask = 1;
6289 PMD_DRV_LOG(ERR, "invalid src_port mask.");
6293 switch (filter->proto_mask) {
6295 filter_info->proto_mask = 0;
6296 filter_info->proto =
6297 convert_protocol_type(filter->proto);
6300 filter_info->proto_mask = 1;
6303 PMD_DRV_LOG(ERR, "invalid protocol mask.");
6307 filter_info->priority = (uint8_t)filter->priority;
6312 * add or delete a ntuple filter
6315 * dev: Pointer to struct rte_eth_dev.
6316 * ntuple_filter: Pointer to struct rte_eth_ntuple_filter
6317 * add: if true, add filter, if false, remove filter
6320 * - On success, zero.
6321 * - On failure, a negative value.
6324 ixgbe_add_del_ntuple_filter(struct rte_eth_dev *dev,
6325 struct rte_eth_ntuple_filter *ntuple_filter,
6328 struct ixgbe_filter_info *filter_info =
6329 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
6330 struct ixgbe_5tuple_filter_info filter_5tuple;
6331 struct ixgbe_5tuple_filter *filter;
6334 if (ntuple_filter->flags != RTE_5TUPLE_FLAGS) {
6335 PMD_DRV_LOG(ERR, "only 5tuple is supported.");
6339 memset(&filter_5tuple, 0, sizeof(struct ixgbe_5tuple_filter_info));
6340 ret = ntuple_filter_to_5tuple(ntuple_filter, &filter_5tuple);
6344 filter = ixgbe_5tuple_filter_lookup(&filter_info->fivetuple_list,
6346 if (filter != NULL && add) {
6347 PMD_DRV_LOG(ERR, "filter exists.");
6350 if (filter == NULL && !add) {
6351 PMD_DRV_LOG(ERR, "filter doesn't exist.");
6356 filter = rte_zmalloc("ixgbe_5tuple_filter",
6357 sizeof(struct ixgbe_5tuple_filter), 0);
6360 rte_memcpy(&filter->filter_info,
6362 sizeof(struct ixgbe_5tuple_filter_info));
6363 filter->queue = ntuple_filter->queue;
6364 ret = ixgbe_add_5tuple_filter(dev, filter);
6370 ixgbe_remove_5tuple_filter(dev, filter);
6376 * get a ntuple filter
6379 * dev: Pointer to struct rte_eth_dev.
6380 * ntuple_filter: Pointer to struct rte_eth_ntuple_filter
6383 * - On success, zero.
6384 * - On failure, a negative value.
6387 ixgbe_get_ntuple_filter(struct rte_eth_dev *dev,
6388 struct rte_eth_ntuple_filter *ntuple_filter)
6390 struct ixgbe_filter_info *filter_info =
6391 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
6392 struct ixgbe_5tuple_filter_info filter_5tuple;
6393 struct ixgbe_5tuple_filter *filter;
6396 if (ntuple_filter->flags != RTE_5TUPLE_FLAGS) {
6397 PMD_DRV_LOG(ERR, "only 5tuple is supported.");
6401 memset(&filter_5tuple, 0, sizeof(struct ixgbe_5tuple_filter_info));
6402 ret = ntuple_filter_to_5tuple(ntuple_filter, &filter_5tuple);
6406 filter = ixgbe_5tuple_filter_lookup(&filter_info->fivetuple_list,
6408 if (filter == NULL) {
6409 PMD_DRV_LOG(ERR, "filter doesn't exist.");
6412 ntuple_filter->queue = filter->queue;
6417 * ixgbe_ntuple_filter_handle - Handle operations for ntuple filter.
6418 * @dev: pointer to rte_eth_dev structure
6419 * @filter_op:operation will be taken.
6420 * @arg: a pointer to specific structure corresponding to the filter_op
6423 * - On success, zero.
6424 * - On failure, a negative value.
6427 ixgbe_ntuple_filter_handle(struct rte_eth_dev *dev,
6428 enum rte_filter_op filter_op,
6431 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6434 MAC_TYPE_FILTER_SUP_EXT(hw->mac.type);
6436 if (filter_op == RTE_ETH_FILTER_NOP)
6440 PMD_DRV_LOG(ERR, "arg shouldn't be NULL for operation %u.",
6445 switch (filter_op) {
6446 case RTE_ETH_FILTER_ADD:
6447 ret = ixgbe_add_del_ntuple_filter(dev,
6448 (struct rte_eth_ntuple_filter *)arg,
6451 case RTE_ETH_FILTER_DELETE:
6452 ret = ixgbe_add_del_ntuple_filter(dev,
6453 (struct rte_eth_ntuple_filter *)arg,
6456 case RTE_ETH_FILTER_GET:
6457 ret = ixgbe_get_ntuple_filter(dev,
6458 (struct rte_eth_ntuple_filter *)arg);
6461 PMD_DRV_LOG(ERR, "unsupported operation %u.", filter_op);
6469 ixgbe_add_del_ethertype_filter(struct rte_eth_dev *dev,
6470 struct rte_eth_ethertype_filter *filter,
6473 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6474 struct ixgbe_filter_info *filter_info =
6475 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
6479 struct ixgbe_ethertype_filter ethertype_filter;
6481 if (filter->queue >= IXGBE_MAX_RX_QUEUE_NUM)
6484 if (filter->ether_type == ETHER_TYPE_IPv4 ||
6485 filter->ether_type == ETHER_TYPE_IPv6) {
6486 PMD_DRV_LOG(ERR, "unsupported ether_type(0x%04x) in"
6487 " ethertype filter.", filter->ether_type);
6491 if (filter->flags & RTE_ETHTYPE_FLAGS_MAC) {
6492 PMD_DRV_LOG(ERR, "mac compare is unsupported.");
6495 if (filter->flags & RTE_ETHTYPE_FLAGS_DROP) {
6496 PMD_DRV_LOG(ERR, "drop option is unsupported.");
6500 ret = ixgbe_ethertype_filter_lookup(filter_info, filter->ether_type);
6501 if (ret >= 0 && add) {
6502 PMD_DRV_LOG(ERR, "ethertype (0x%04x) filter exists.",
6503 filter->ether_type);
6506 if (ret < 0 && !add) {
6507 PMD_DRV_LOG(ERR, "ethertype (0x%04x) filter doesn't exist.",
6508 filter->ether_type);
6513 etqf = IXGBE_ETQF_FILTER_EN;
6514 etqf |= (uint32_t)filter->ether_type;
6515 etqs |= (uint32_t)((filter->queue <<
6516 IXGBE_ETQS_RX_QUEUE_SHIFT) &
6517 IXGBE_ETQS_RX_QUEUE);
6518 etqs |= IXGBE_ETQS_QUEUE_EN;
6520 ethertype_filter.ethertype = filter->ether_type;
6521 ethertype_filter.etqf = etqf;
6522 ethertype_filter.etqs = etqs;
6523 ethertype_filter.conf = FALSE;
6524 ret = ixgbe_ethertype_filter_insert(filter_info,
6527 PMD_DRV_LOG(ERR, "ethertype filters are full.");
6531 ret = ixgbe_ethertype_filter_remove(filter_info, (uint8_t)ret);
6535 IXGBE_WRITE_REG(hw, IXGBE_ETQF(ret), etqf);
6536 IXGBE_WRITE_REG(hw, IXGBE_ETQS(ret), etqs);
6537 IXGBE_WRITE_FLUSH(hw);
6543 ixgbe_get_ethertype_filter(struct rte_eth_dev *dev,
6544 struct rte_eth_ethertype_filter *filter)
6546 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6547 struct ixgbe_filter_info *filter_info =
6548 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
6549 uint32_t etqf, etqs;
6552 ret = ixgbe_ethertype_filter_lookup(filter_info, filter->ether_type);
6554 PMD_DRV_LOG(ERR, "ethertype (0x%04x) filter doesn't exist.",
6555 filter->ether_type);
6559 etqf = IXGBE_READ_REG(hw, IXGBE_ETQF(ret));
6560 if (etqf & IXGBE_ETQF_FILTER_EN) {
6561 etqs = IXGBE_READ_REG(hw, IXGBE_ETQS(ret));
6562 filter->ether_type = etqf & IXGBE_ETQF_ETHERTYPE;
6564 filter->queue = (etqs & IXGBE_ETQS_RX_QUEUE) >>
6565 IXGBE_ETQS_RX_QUEUE_SHIFT;
6572 * ixgbe_ethertype_filter_handle - Handle operations for ethertype filter.
6573 * @dev: pointer to rte_eth_dev structure
6574 * @filter_op:operation will be taken.
6575 * @arg: a pointer to specific structure corresponding to the filter_op
6578 ixgbe_ethertype_filter_handle(struct rte_eth_dev *dev,
6579 enum rte_filter_op filter_op,
6582 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6585 MAC_TYPE_FILTER_SUP(hw->mac.type);
6587 if (filter_op == RTE_ETH_FILTER_NOP)
6591 PMD_DRV_LOG(ERR, "arg shouldn't be NULL for operation %u.",
6596 switch (filter_op) {
6597 case RTE_ETH_FILTER_ADD:
6598 ret = ixgbe_add_del_ethertype_filter(dev,
6599 (struct rte_eth_ethertype_filter *)arg,
6602 case RTE_ETH_FILTER_DELETE:
6603 ret = ixgbe_add_del_ethertype_filter(dev,
6604 (struct rte_eth_ethertype_filter *)arg,
6607 case RTE_ETH_FILTER_GET:
6608 ret = ixgbe_get_ethertype_filter(dev,
6609 (struct rte_eth_ethertype_filter *)arg);
6612 PMD_DRV_LOG(ERR, "unsupported operation %u.", filter_op);
6620 ixgbe_dev_filter_ctrl(struct rte_eth_dev *dev,
6621 enum rte_filter_type filter_type,
6622 enum rte_filter_op filter_op,
6627 switch (filter_type) {
6628 case RTE_ETH_FILTER_NTUPLE:
6629 ret = ixgbe_ntuple_filter_handle(dev, filter_op, arg);
6631 case RTE_ETH_FILTER_ETHERTYPE:
6632 ret = ixgbe_ethertype_filter_handle(dev, filter_op, arg);
6634 case RTE_ETH_FILTER_SYN:
6635 ret = ixgbe_syn_filter_handle(dev, filter_op, arg);
6637 case RTE_ETH_FILTER_FDIR:
6638 ret = ixgbe_fdir_ctrl_func(dev, filter_op, arg);
6640 case RTE_ETH_FILTER_L2_TUNNEL:
6641 ret = ixgbe_dev_l2_tunnel_filter_handle(dev, filter_op, arg);
6643 case RTE_ETH_FILTER_GENERIC:
6644 if (filter_op != RTE_ETH_FILTER_GET)
6646 *(const void **)arg = &ixgbe_flow_ops;
6649 PMD_DRV_LOG(WARNING, "Filter type (%d) not supported",
6659 ixgbe_dev_addr_list_itr(__attribute__((unused)) struct ixgbe_hw *hw,
6660 u8 **mc_addr_ptr, u32 *vmdq)
6665 mc_addr = *mc_addr_ptr;
6666 *mc_addr_ptr = (mc_addr + sizeof(struct ether_addr));
6671 ixgbe_dev_set_mc_addr_list(struct rte_eth_dev *dev,
6672 struct ether_addr *mc_addr_set,
6673 uint32_t nb_mc_addr)
6675 struct ixgbe_hw *hw;
6678 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6679 mc_addr_list = (u8 *)mc_addr_set;
6680 return ixgbe_update_mc_addr_list(hw, mc_addr_list, nb_mc_addr,
6681 ixgbe_dev_addr_list_itr, TRUE);
6685 ixgbe_read_systime_cyclecounter(struct rte_eth_dev *dev)
6687 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6688 uint64_t systime_cycles;
6690 switch (hw->mac.type) {
6691 case ixgbe_mac_X550:
6692 case ixgbe_mac_X550EM_x:
6693 case ixgbe_mac_X550EM_a:
6694 /* SYSTIMEL stores ns and SYSTIMEH stores seconds. */
6695 systime_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_SYSTIML);
6696 systime_cycles += (uint64_t)IXGBE_READ_REG(hw, IXGBE_SYSTIMH)
6700 systime_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_SYSTIML);
6701 systime_cycles |= (uint64_t)IXGBE_READ_REG(hw, IXGBE_SYSTIMH)
6705 return systime_cycles;
6709 ixgbe_read_rx_tstamp_cyclecounter(struct rte_eth_dev *dev)
6711 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6712 uint64_t rx_tstamp_cycles;
6714 switch (hw->mac.type) {
6715 case ixgbe_mac_X550:
6716 case ixgbe_mac_X550EM_x:
6717 case ixgbe_mac_X550EM_a:
6718 /* RXSTMPL stores ns and RXSTMPH stores seconds. */
6719 rx_tstamp_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_RXSTMPL);
6720 rx_tstamp_cycles += (uint64_t)IXGBE_READ_REG(hw, IXGBE_RXSTMPH)
6724 /* RXSTMPL stores ns and RXSTMPH stores seconds. */
6725 rx_tstamp_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_RXSTMPL);
6726 rx_tstamp_cycles |= (uint64_t)IXGBE_READ_REG(hw, IXGBE_RXSTMPH)
6730 return rx_tstamp_cycles;
6734 ixgbe_read_tx_tstamp_cyclecounter(struct rte_eth_dev *dev)
6736 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6737 uint64_t tx_tstamp_cycles;
6739 switch (hw->mac.type) {
6740 case ixgbe_mac_X550:
6741 case ixgbe_mac_X550EM_x:
6742 case ixgbe_mac_X550EM_a:
6743 /* TXSTMPL stores ns and TXSTMPH stores seconds. */
6744 tx_tstamp_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_TXSTMPL);
6745 tx_tstamp_cycles += (uint64_t)IXGBE_READ_REG(hw, IXGBE_TXSTMPH)
6749 /* TXSTMPL stores ns and TXSTMPH stores seconds. */
6750 tx_tstamp_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_TXSTMPL);
6751 tx_tstamp_cycles |= (uint64_t)IXGBE_READ_REG(hw, IXGBE_TXSTMPH)
6755 return tx_tstamp_cycles;
6759 ixgbe_start_timecounters(struct rte_eth_dev *dev)
6761 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6762 struct ixgbe_adapter *adapter =
6763 (struct ixgbe_adapter *)dev->data->dev_private;
6764 struct rte_eth_link link;
6765 uint32_t incval = 0;
6768 /* Get current link speed. */
6769 memset(&link, 0, sizeof(link));
6770 ixgbe_dev_link_update(dev, 1);
6771 rte_ixgbe_dev_atomic_read_link_status(dev, &link);
6773 switch (link.link_speed) {
6774 case ETH_SPEED_NUM_100M:
6775 incval = IXGBE_INCVAL_100;
6776 shift = IXGBE_INCVAL_SHIFT_100;
6778 case ETH_SPEED_NUM_1G:
6779 incval = IXGBE_INCVAL_1GB;
6780 shift = IXGBE_INCVAL_SHIFT_1GB;
6782 case ETH_SPEED_NUM_10G:
6784 incval = IXGBE_INCVAL_10GB;
6785 shift = IXGBE_INCVAL_SHIFT_10GB;
6789 switch (hw->mac.type) {
6790 case ixgbe_mac_X550:
6791 case ixgbe_mac_X550EM_x:
6792 case ixgbe_mac_X550EM_a:
6793 /* Independent of link speed. */
6795 /* Cycles read will be interpreted as ns. */
6798 case ixgbe_mac_X540:
6799 IXGBE_WRITE_REG(hw, IXGBE_TIMINCA, incval);
6801 case ixgbe_mac_82599EB:
6802 incval >>= IXGBE_INCVAL_SHIFT_82599;
6803 shift -= IXGBE_INCVAL_SHIFT_82599;
6804 IXGBE_WRITE_REG(hw, IXGBE_TIMINCA,
6805 (1 << IXGBE_INCPER_SHIFT_82599) | incval);
6808 /* Not supported. */
6812 memset(&adapter->systime_tc, 0, sizeof(struct rte_timecounter));
6813 memset(&adapter->rx_tstamp_tc, 0, sizeof(struct rte_timecounter));
6814 memset(&adapter->tx_tstamp_tc, 0, sizeof(struct rte_timecounter));
6816 adapter->systime_tc.cc_mask = IXGBE_CYCLECOUNTER_MASK;
6817 adapter->systime_tc.cc_shift = shift;
6818 adapter->systime_tc.nsec_mask = (1ULL << shift) - 1;
6820 adapter->rx_tstamp_tc.cc_mask = IXGBE_CYCLECOUNTER_MASK;
6821 adapter->rx_tstamp_tc.cc_shift = shift;
6822 adapter->rx_tstamp_tc.nsec_mask = (1ULL << shift) - 1;
6824 adapter->tx_tstamp_tc.cc_mask = IXGBE_CYCLECOUNTER_MASK;
6825 adapter->tx_tstamp_tc.cc_shift = shift;
6826 adapter->tx_tstamp_tc.nsec_mask = (1ULL << shift) - 1;
6830 ixgbe_timesync_adjust_time(struct rte_eth_dev *dev, int64_t delta)
6832 struct ixgbe_adapter *adapter =
6833 (struct ixgbe_adapter *)dev->data->dev_private;
6835 adapter->systime_tc.nsec += delta;
6836 adapter->rx_tstamp_tc.nsec += delta;
6837 adapter->tx_tstamp_tc.nsec += delta;
6843 ixgbe_timesync_write_time(struct rte_eth_dev *dev, const struct timespec *ts)
6846 struct ixgbe_adapter *adapter =
6847 (struct ixgbe_adapter *)dev->data->dev_private;
6849 ns = rte_timespec_to_ns(ts);
6850 /* Set the timecounters to a new value. */
6851 adapter->systime_tc.nsec = ns;
6852 adapter->rx_tstamp_tc.nsec = ns;
6853 adapter->tx_tstamp_tc.nsec = ns;
6859 ixgbe_timesync_read_time(struct rte_eth_dev *dev, struct timespec *ts)
6861 uint64_t ns, systime_cycles;
6862 struct ixgbe_adapter *adapter =
6863 (struct ixgbe_adapter *)dev->data->dev_private;
6865 systime_cycles = ixgbe_read_systime_cyclecounter(dev);
6866 ns = rte_timecounter_update(&adapter->systime_tc, systime_cycles);
6867 *ts = rte_ns_to_timespec(ns);
6873 ixgbe_timesync_enable(struct rte_eth_dev *dev)
6875 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6879 /* Stop the timesync system time. */
6880 IXGBE_WRITE_REG(hw, IXGBE_TIMINCA, 0x0);
6881 /* Reset the timesync system time value. */
6882 IXGBE_WRITE_REG(hw, IXGBE_SYSTIML, 0x0);
6883 IXGBE_WRITE_REG(hw, IXGBE_SYSTIMH, 0x0);
6885 /* Enable system time for platforms where it isn't on by default. */
6886 tsauxc = IXGBE_READ_REG(hw, IXGBE_TSAUXC);
6887 tsauxc &= ~IXGBE_TSAUXC_DISABLE_SYSTIME;
6888 IXGBE_WRITE_REG(hw, IXGBE_TSAUXC, tsauxc);
6890 ixgbe_start_timecounters(dev);
6892 /* Enable L2 filtering of IEEE1588/802.1AS Ethernet frame types. */
6893 IXGBE_WRITE_REG(hw, IXGBE_ETQF(IXGBE_ETQF_FILTER_1588),
6895 IXGBE_ETQF_FILTER_EN |
6898 /* Enable timestamping of received PTP packets. */
6899 tsync_ctl = IXGBE_READ_REG(hw, IXGBE_TSYNCRXCTL);
6900 tsync_ctl |= IXGBE_TSYNCRXCTL_ENABLED;
6901 IXGBE_WRITE_REG(hw, IXGBE_TSYNCRXCTL, tsync_ctl);
6903 /* Enable timestamping of transmitted PTP packets. */
6904 tsync_ctl = IXGBE_READ_REG(hw, IXGBE_TSYNCTXCTL);
6905 tsync_ctl |= IXGBE_TSYNCTXCTL_ENABLED;
6906 IXGBE_WRITE_REG(hw, IXGBE_TSYNCTXCTL, tsync_ctl);
6908 IXGBE_WRITE_FLUSH(hw);
6914 ixgbe_timesync_disable(struct rte_eth_dev *dev)
6916 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6919 /* Disable timestamping of transmitted PTP packets. */
6920 tsync_ctl = IXGBE_READ_REG(hw, IXGBE_TSYNCTXCTL);
6921 tsync_ctl &= ~IXGBE_TSYNCTXCTL_ENABLED;
6922 IXGBE_WRITE_REG(hw, IXGBE_TSYNCTXCTL, tsync_ctl);
6924 /* Disable timestamping of received PTP packets. */
6925 tsync_ctl = IXGBE_READ_REG(hw, IXGBE_TSYNCRXCTL);
6926 tsync_ctl &= ~IXGBE_TSYNCRXCTL_ENABLED;
6927 IXGBE_WRITE_REG(hw, IXGBE_TSYNCRXCTL, tsync_ctl);
6929 /* Disable L2 filtering of IEEE1588/802.1AS Ethernet frame types. */
6930 IXGBE_WRITE_REG(hw, IXGBE_ETQF(IXGBE_ETQF_FILTER_1588), 0);
6932 /* Stop incrementating the System Time registers. */
6933 IXGBE_WRITE_REG(hw, IXGBE_TIMINCA, 0);
6939 ixgbe_timesync_read_rx_timestamp(struct rte_eth_dev *dev,
6940 struct timespec *timestamp,
6941 uint32_t flags __rte_unused)
6943 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6944 struct ixgbe_adapter *adapter =
6945 (struct ixgbe_adapter *)dev->data->dev_private;
6946 uint32_t tsync_rxctl;
6947 uint64_t rx_tstamp_cycles;
6950 tsync_rxctl = IXGBE_READ_REG(hw, IXGBE_TSYNCRXCTL);
6951 if ((tsync_rxctl & IXGBE_TSYNCRXCTL_VALID) == 0)
6954 rx_tstamp_cycles = ixgbe_read_rx_tstamp_cyclecounter(dev);
6955 ns = rte_timecounter_update(&adapter->rx_tstamp_tc, rx_tstamp_cycles);
6956 *timestamp = rte_ns_to_timespec(ns);
6962 ixgbe_timesync_read_tx_timestamp(struct rte_eth_dev *dev,
6963 struct timespec *timestamp)
6965 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6966 struct ixgbe_adapter *adapter =
6967 (struct ixgbe_adapter *)dev->data->dev_private;
6968 uint32_t tsync_txctl;
6969 uint64_t tx_tstamp_cycles;
6972 tsync_txctl = IXGBE_READ_REG(hw, IXGBE_TSYNCTXCTL);
6973 if ((tsync_txctl & IXGBE_TSYNCTXCTL_VALID) == 0)
6976 tx_tstamp_cycles = ixgbe_read_tx_tstamp_cyclecounter(dev);
6977 ns = rte_timecounter_update(&adapter->tx_tstamp_tc, tx_tstamp_cycles);
6978 *timestamp = rte_ns_to_timespec(ns);
6984 ixgbe_get_reg_length(struct rte_eth_dev *dev)
6986 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6989 const struct reg_info *reg_group;
6990 const struct reg_info **reg_set = (hw->mac.type == ixgbe_mac_82598EB) ?
6991 ixgbe_regs_mac_82598EB : ixgbe_regs_others;
6993 while ((reg_group = reg_set[g_ind++]))
6994 count += ixgbe_regs_group_count(reg_group);
7000 ixgbevf_get_reg_length(struct rte_eth_dev *dev __rte_unused)
7004 const struct reg_info *reg_group;
7006 while ((reg_group = ixgbevf_regs[g_ind++]))
7007 count += ixgbe_regs_group_count(reg_group);
7013 ixgbe_get_regs(struct rte_eth_dev *dev,
7014 struct rte_dev_reg_info *regs)
7016 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7017 uint32_t *data = regs->data;
7020 const struct reg_info *reg_group;
7021 const struct reg_info **reg_set = (hw->mac.type == ixgbe_mac_82598EB) ?
7022 ixgbe_regs_mac_82598EB : ixgbe_regs_others;
7025 regs->length = ixgbe_get_reg_length(dev);
7026 regs->width = sizeof(uint32_t);
7030 /* Support only full register dump */
7031 if ((regs->length == 0) ||
7032 (regs->length == (uint32_t)ixgbe_get_reg_length(dev))) {
7033 regs->version = hw->mac.type << 24 | hw->revision_id << 16 |
7035 while ((reg_group = reg_set[g_ind++]))
7036 count += ixgbe_read_regs_group(dev, &data[count],
7045 ixgbevf_get_regs(struct rte_eth_dev *dev,
7046 struct rte_dev_reg_info *regs)
7048 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7049 uint32_t *data = regs->data;
7052 const struct reg_info *reg_group;
7055 regs->length = ixgbevf_get_reg_length(dev);
7056 regs->width = sizeof(uint32_t);
7060 /* Support only full register dump */
7061 if ((regs->length == 0) ||
7062 (regs->length == (uint32_t)ixgbevf_get_reg_length(dev))) {
7063 regs->version = hw->mac.type << 24 | hw->revision_id << 16 |
7065 while ((reg_group = ixgbevf_regs[g_ind++]))
7066 count += ixgbe_read_regs_group(dev, &data[count],
7075 ixgbe_get_eeprom_length(struct rte_eth_dev *dev)
7077 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7079 /* Return unit is byte count */
7080 return hw->eeprom.word_size * 2;
7084 ixgbe_get_eeprom(struct rte_eth_dev *dev,
7085 struct rte_dev_eeprom_info *in_eeprom)
7087 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7088 struct ixgbe_eeprom_info *eeprom = &hw->eeprom;
7089 uint16_t *data = in_eeprom->data;
7092 first = in_eeprom->offset >> 1;
7093 length = in_eeprom->length >> 1;
7094 if ((first > hw->eeprom.word_size) ||
7095 ((first + length) > hw->eeprom.word_size))
7098 in_eeprom->magic = hw->vendor_id | (hw->device_id << 16);
7100 return eeprom->ops.read_buffer(hw, first, length, data);
7104 ixgbe_set_eeprom(struct rte_eth_dev *dev,
7105 struct rte_dev_eeprom_info *in_eeprom)
7107 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7108 struct ixgbe_eeprom_info *eeprom = &hw->eeprom;
7109 uint16_t *data = in_eeprom->data;
7112 first = in_eeprom->offset >> 1;
7113 length = in_eeprom->length >> 1;
7114 if ((first > hw->eeprom.word_size) ||
7115 ((first + length) > hw->eeprom.word_size))
7118 in_eeprom->magic = hw->vendor_id | (hw->device_id << 16);
7120 return eeprom->ops.write_buffer(hw, first, length, data);
7124 ixgbe_reta_size_get(enum ixgbe_mac_type mac_type) {
7126 case ixgbe_mac_X550:
7127 case ixgbe_mac_X550EM_x:
7128 case ixgbe_mac_X550EM_a:
7129 return ETH_RSS_RETA_SIZE_512;
7130 case ixgbe_mac_X550_vf:
7131 case ixgbe_mac_X550EM_x_vf:
7132 case ixgbe_mac_X550EM_a_vf:
7133 return ETH_RSS_RETA_SIZE_64;
7135 return ETH_RSS_RETA_SIZE_128;
7140 ixgbe_reta_reg_get(enum ixgbe_mac_type mac_type, uint16_t reta_idx) {
7142 case ixgbe_mac_X550:
7143 case ixgbe_mac_X550EM_x:
7144 case ixgbe_mac_X550EM_a:
7145 if (reta_idx < ETH_RSS_RETA_SIZE_128)
7146 return IXGBE_RETA(reta_idx >> 2);
7148 return IXGBE_ERETA((reta_idx - ETH_RSS_RETA_SIZE_128) >> 2);
7149 case ixgbe_mac_X550_vf:
7150 case ixgbe_mac_X550EM_x_vf:
7151 case ixgbe_mac_X550EM_a_vf:
7152 return IXGBE_VFRETA(reta_idx >> 2);
7154 return IXGBE_RETA(reta_idx >> 2);
7159 ixgbe_mrqc_reg_get(enum ixgbe_mac_type mac_type) {
7161 case ixgbe_mac_X550_vf:
7162 case ixgbe_mac_X550EM_x_vf:
7163 case ixgbe_mac_X550EM_a_vf:
7164 return IXGBE_VFMRQC;
7171 ixgbe_rssrk_reg_get(enum ixgbe_mac_type mac_type, uint8_t i) {
7173 case ixgbe_mac_X550_vf:
7174 case ixgbe_mac_X550EM_x_vf:
7175 case ixgbe_mac_X550EM_a_vf:
7176 return IXGBE_VFRSSRK(i);
7178 return IXGBE_RSSRK(i);
7183 ixgbe_rss_update_sp(enum ixgbe_mac_type mac_type) {
7185 case ixgbe_mac_82599_vf:
7186 case ixgbe_mac_X540_vf:
7194 ixgbe_dev_get_dcb_info(struct rte_eth_dev *dev,
7195 struct rte_eth_dcb_info *dcb_info)
7197 struct ixgbe_dcb_config *dcb_config =
7198 IXGBE_DEV_PRIVATE_TO_DCB_CFG(dev->data->dev_private);
7199 struct ixgbe_dcb_tc_config *tc;
7202 if (dev->data->dev_conf.rxmode.mq_mode & ETH_MQ_RX_DCB_FLAG)
7203 dcb_info->nb_tcs = dcb_config->num_tcs.pg_tcs;
7205 dcb_info->nb_tcs = 1;
7207 if (dcb_config->vt_mode) { /* vt is enabled*/
7208 struct rte_eth_vmdq_dcb_conf *vmdq_rx_conf =
7209 &dev->data->dev_conf.rx_adv_conf.vmdq_dcb_conf;
7210 for (i = 0; i < ETH_DCB_NUM_USER_PRIORITIES; i++)
7211 dcb_info->prio_tc[i] = vmdq_rx_conf->dcb_tc[i];
7212 for (i = 0; i < vmdq_rx_conf->nb_queue_pools; i++) {
7213 for (j = 0; j < dcb_info->nb_tcs; j++) {
7214 dcb_info->tc_queue.tc_rxq[i][j].base =
7215 i * dcb_info->nb_tcs + j;
7216 dcb_info->tc_queue.tc_rxq[i][j].nb_queue = 1;
7217 dcb_info->tc_queue.tc_txq[i][j].base =
7218 i * dcb_info->nb_tcs + j;
7219 dcb_info->tc_queue.tc_txq[i][j].nb_queue = 1;
7222 } else { /* vt is disabled*/
7223 struct rte_eth_dcb_rx_conf *rx_conf =
7224 &dev->data->dev_conf.rx_adv_conf.dcb_rx_conf;
7225 for (i = 0; i < ETH_DCB_NUM_USER_PRIORITIES; i++)
7226 dcb_info->prio_tc[i] = rx_conf->dcb_tc[i];
7227 if (dcb_info->nb_tcs == ETH_4_TCS) {
7228 for (i = 0; i < dcb_info->nb_tcs; i++) {
7229 dcb_info->tc_queue.tc_rxq[0][i].base = i * 32;
7230 dcb_info->tc_queue.tc_rxq[0][i].nb_queue = 16;
7232 dcb_info->tc_queue.tc_txq[0][0].base = 0;
7233 dcb_info->tc_queue.tc_txq[0][1].base = 64;
7234 dcb_info->tc_queue.tc_txq[0][2].base = 96;
7235 dcb_info->tc_queue.tc_txq[0][3].base = 112;
7236 dcb_info->tc_queue.tc_txq[0][0].nb_queue = 64;
7237 dcb_info->tc_queue.tc_txq[0][1].nb_queue = 32;
7238 dcb_info->tc_queue.tc_txq[0][2].nb_queue = 16;
7239 dcb_info->tc_queue.tc_txq[0][3].nb_queue = 16;
7240 } else if (dcb_info->nb_tcs == ETH_8_TCS) {
7241 for (i = 0; i < dcb_info->nb_tcs; i++) {
7242 dcb_info->tc_queue.tc_rxq[0][i].base = i * 16;
7243 dcb_info->tc_queue.tc_rxq[0][i].nb_queue = 16;
7245 dcb_info->tc_queue.tc_txq[0][0].base = 0;
7246 dcb_info->tc_queue.tc_txq[0][1].base = 32;
7247 dcb_info->tc_queue.tc_txq[0][2].base = 64;
7248 dcb_info->tc_queue.tc_txq[0][3].base = 80;
7249 dcb_info->tc_queue.tc_txq[0][4].base = 96;
7250 dcb_info->tc_queue.tc_txq[0][5].base = 104;
7251 dcb_info->tc_queue.tc_txq[0][6].base = 112;
7252 dcb_info->tc_queue.tc_txq[0][7].base = 120;
7253 dcb_info->tc_queue.tc_txq[0][0].nb_queue = 32;
7254 dcb_info->tc_queue.tc_txq[0][1].nb_queue = 32;
7255 dcb_info->tc_queue.tc_txq[0][2].nb_queue = 16;
7256 dcb_info->tc_queue.tc_txq[0][3].nb_queue = 16;
7257 dcb_info->tc_queue.tc_txq[0][4].nb_queue = 8;
7258 dcb_info->tc_queue.tc_txq[0][5].nb_queue = 8;
7259 dcb_info->tc_queue.tc_txq[0][6].nb_queue = 8;
7260 dcb_info->tc_queue.tc_txq[0][7].nb_queue = 8;
7263 for (i = 0; i < dcb_info->nb_tcs; i++) {
7264 tc = &dcb_config->tc_config[i];
7265 dcb_info->tc_bws[i] = tc->path[IXGBE_DCB_TX_CONFIG].bwg_percent;
7270 /* Update e-tag ether type */
7272 ixgbe_update_e_tag_eth_type(struct ixgbe_hw *hw,
7273 uint16_t ether_type)
7275 uint32_t etag_etype;
7277 if (hw->mac.type != ixgbe_mac_X550 &&
7278 hw->mac.type != ixgbe_mac_X550EM_x &&
7279 hw->mac.type != ixgbe_mac_X550EM_a) {
7283 etag_etype = IXGBE_READ_REG(hw, IXGBE_ETAG_ETYPE);
7284 etag_etype &= ~IXGBE_ETAG_ETYPE_MASK;
7285 etag_etype |= ether_type;
7286 IXGBE_WRITE_REG(hw, IXGBE_ETAG_ETYPE, etag_etype);
7287 IXGBE_WRITE_FLUSH(hw);
7292 /* Config l2 tunnel ether type */
7294 ixgbe_dev_l2_tunnel_eth_type_conf(struct rte_eth_dev *dev,
7295 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7298 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7299 struct ixgbe_l2_tn_info *l2_tn_info =
7300 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7302 if (l2_tunnel == NULL)
7305 switch (l2_tunnel->l2_tunnel_type) {
7306 case RTE_L2_TUNNEL_TYPE_E_TAG:
7307 l2_tn_info->e_tag_ether_type = l2_tunnel->ether_type;
7308 ret = ixgbe_update_e_tag_eth_type(hw, l2_tunnel->ether_type);
7311 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7319 /* Enable e-tag tunnel */
7321 ixgbe_e_tag_enable(struct ixgbe_hw *hw)
7323 uint32_t etag_etype;
7325 if (hw->mac.type != ixgbe_mac_X550 &&
7326 hw->mac.type != ixgbe_mac_X550EM_x &&
7327 hw->mac.type != ixgbe_mac_X550EM_a) {
7331 etag_etype = IXGBE_READ_REG(hw, IXGBE_ETAG_ETYPE);
7332 etag_etype |= IXGBE_ETAG_ETYPE_VALID;
7333 IXGBE_WRITE_REG(hw, IXGBE_ETAG_ETYPE, etag_etype);
7334 IXGBE_WRITE_FLUSH(hw);
7339 /* Enable l2 tunnel */
7341 ixgbe_dev_l2_tunnel_enable(struct rte_eth_dev *dev,
7342 enum rte_eth_tunnel_type l2_tunnel_type)
7345 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7346 struct ixgbe_l2_tn_info *l2_tn_info =
7347 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7349 switch (l2_tunnel_type) {
7350 case RTE_L2_TUNNEL_TYPE_E_TAG:
7351 l2_tn_info->e_tag_en = TRUE;
7352 ret = ixgbe_e_tag_enable(hw);
7355 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7363 /* Disable e-tag tunnel */
7365 ixgbe_e_tag_disable(struct ixgbe_hw *hw)
7367 uint32_t etag_etype;
7369 if (hw->mac.type != ixgbe_mac_X550 &&
7370 hw->mac.type != ixgbe_mac_X550EM_x &&
7371 hw->mac.type != ixgbe_mac_X550EM_a) {
7375 etag_etype = IXGBE_READ_REG(hw, IXGBE_ETAG_ETYPE);
7376 etag_etype &= ~IXGBE_ETAG_ETYPE_VALID;
7377 IXGBE_WRITE_REG(hw, IXGBE_ETAG_ETYPE, etag_etype);
7378 IXGBE_WRITE_FLUSH(hw);
7383 /* Disable l2 tunnel */
7385 ixgbe_dev_l2_tunnel_disable(struct rte_eth_dev *dev,
7386 enum rte_eth_tunnel_type l2_tunnel_type)
7389 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7390 struct ixgbe_l2_tn_info *l2_tn_info =
7391 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7393 switch (l2_tunnel_type) {
7394 case RTE_L2_TUNNEL_TYPE_E_TAG:
7395 l2_tn_info->e_tag_en = FALSE;
7396 ret = ixgbe_e_tag_disable(hw);
7399 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7408 ixgbe_e_tag_filter_del(struct rte_eth_dev *dev,
7409 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7412 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7413 uint32_t i, rar_entries;
7414 uint32_t rar_low, rar_high;
7416 if (hw->mac.type != ixgbe_mac_X550 &&
7417 hw->mac.type != ixgbe_mac_X550EM_x &&
7418 hw->mac.type != ixgbe_mac_X550EM_a) {
7422 rar_entries = ixgbe_get_num_rx_addrs(hw);
7424 for (i = 1; i < rar_entries; i++) {
7425 rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(i));
7426 rar_low = IXGBE_READ_REG(hw, IXGBE_RAL(i));
7427 if ((rar_high & IXGBE_RAH_AV) &&
7428 (rar_high & IXGBE_RAH_ADTYPE) &&
7429 ((rar_low & IXGBE_RAL_ETAG_FILTER_MASK) ==
7430 l2_tunnel->tunnel_id)) {
7431 IXGBE_WRITE_REG(hw, IXGBE_RAL(i), 0);
7432 IXGBE_WRITE_REG(hw, IXGBE_RAH(i), 0);
7434 ixgbe_clear_vmdq(hw, i, IXGBE_CLEAR_VMDQ_ALL);
7444 ixgbe_e_tag_filter_add(struct rte_eth_dev *dev,
7445 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7448 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7449 uint32_t i, rar_entries;
7450 uint32_t rar_low, rar_high;
7452 if (hw->mac.type != ixgbe_mac_X550 &&
7453 hw->mac.type != ixgbe_mac_X550EM_x &&
7454 hw->mac.type != ixgbe_mac_X550EM_a) {
7458 /* One entry for one tunnel. Try to remove potential existing entry. */
7459 ixgbe_e_tag_filter_del(dev, l2_tunnel);
7461 rar_entries = ixgbe_get_num_rx_addrs(hw);
7463 for (i = 1; i < rar_entries; i++) {
7464 rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(i));
7465 if (rar_high & IXGBE_RAH_AV) {
7468 ixgbe_set_vmdq(hw, i, l2_tunnel->pool);
7469 rar_high = IXGBE_RAH_AV | IXGBE_RAH_ADTYPE;
7470 rar_low = l2_tunnel->tunnel_id;
7472 IXGBE_WRITE_REG(hw, IXGBE_RAL(i), rar_low);
7473 IXGBE_WRITE_REG(hw, IXGBE_RAH(i), rar_high);
7479 PMD_INIT_LOG(NOTICE, "The table of E-tag forwarding rule is full."
7480 " Please remove a rule before adding a new one.");
7484 static inline struct ixgbe_l2_tn_filter *
7485 ixgbe_l2_tn_filter_lookup(struct ixgbe_l2_tn_info *l2_tn_info,
7486 struct ixgbe_l2_tn_key *key)
7490 ret = rte_hash_lookup(l2_tn_info->hash_handle, (const void *)key);
7494 return l2_tn_info->hash_map[ret];
7498 ixgbe_insert_l2_tn_filter(struct ixgbe_l2_tn_info *l2_tn_info,
7499 struct ixgbe_l2_tn_filter *l2_tn_filter)
7503 ret = rte_hash_add_key(l2_tn_info->hash_handle,
7504 &l2_tn_filter->key);
7508 "Failed to insert L2 tunnel filter"
7509 " to hash table %d!",
7514 l2_tn_info->hash_map[ret] = l2_tn_filter;
7516 TAILQ_INSERT_TAIL(&l2_tn_info->l2_tn_list, l2_tn_filter, entries);
7522 ixgbe_remove_l2_tn_filter(struct ixgbe_l2_tn_info *l2_tn_info,
7523 struct ixgbe_l2_tn_key *key)
7526 struct ixgbe_l2_tn_filter *l2_tn_filter;
7528 ret = rte_hash_del_key(l2_tn_info->hash_handle, key);
7532 "No such L2 tunnel filter to delete %d!",
7537 l2_tn_filter = l2_tn_info->hash_map[ret];
7538 l2_tn_info->hash_map[ret] = NULL;
7540 TAILQ_REMOVE(&l2_tn_info->l2_tn_list, l2_tn_filter, entries);
7541 rte_free(l2_tn_filter);
7546 /* Add l2 tunnel filter */
7548 ixgbe_dev_l2_tunnel_filter_add(struct rte_eth_dev *dev,
7549 struct rte_eth_l2_tunnel_conf *l2_tunnel,
7553 struct ixgbe_l2_tn_info *l2_tn_info =
7554 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7555 struct ixgbe_l2_tn_key key;
7556 struct ixgbe_l2_tn_filter *node;
7559 key.l2_tn_type = l2_tunnel->l2_tunnel_type;
7560 key.tn_id = l2_tunnel->tunnel_id;
7562 node = ixgbe_l2_tn_filter_lookup(l2_tn_info, &key);
7566 "The L2 tunnel filter already exists!");
7570 node = rte_zmalloc("ixgbe_l2_tn",
7571 sizeof(struct ixgbe_l2_tn_filter),
7576 rte_memcpy(&node->key,
7578 sizeof(struct ixgbe_l2_tn_key));
7579 node->pool = l2_tunnel->pool;
7580 ret = ixgbe_insert_l2_tn_filter(l2_tn_info, node);
7587 switch (l2_tunnel->l2_tunnel_type) {
7588 case RTE_L2_TUNNEL_TYPE_E_TAG:
7589 ret = ixgbe_e_tag_filter_add(dev, l2_tunnel);
7592 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7597 if ((!restore) && (ret < 0))
7598 (void)ixgbe_remove_l2_tn_filter(l2_tn_info, &key);
7603 /* Delete l2 tunnel filter */
7605 ixgbe_dev_l2_tunnel_filter_del(struct rte_eth_dev *dev,
7606 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7609 struct ixgbe_l2_tn_info *l2_tn_info =
7610 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7611 struct ixgbe_l2_tn_key key;
7613 key.l2_tn_type = l2_tunnel->l2_tunnel_type;
7614 key.tn_id = l2_tunnel->tunnel_id;
7615 ret = ixgbe_remove_l2_tn_filter(l2_tn_info, &key);
7619 switch (l2_tunnel->l2_tunnel_type) {
7620 case RTE_L2_TUNNEL_TYPE_E_TAG:
7621 ret = ixgbe_e_tag_filter_del(dev, l2_tunnel);
7624 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7633 * ixgbe_dev_l2_tunnel_filter_handle - Handle operations for l2 tunnel filter.
7634 * @dev: pointer to rte_eth_dev structure
7635 * @filter_op:operation will be taken.
7636 * @arg: a pointer to specific structure corresponding to the filter_op
7639 ixgbe_dev_l2_tunnel_filter_handle(struct rte_eth_dev *dev,
7640 enum rte_filter_op filter_op,
7645 if (filter_op == RTE_ETH_FILTER_NOP)
7649 PMD_DRV_LOG(ERR, "arg shouldn't be NULL for operation %u.",
7654 switch (filter_op) {
7655 case RTE_ETH_FILTER_ADD:
7656 ret = ixgbe_dev_l2_tunnel_filter_add
7658 (struct rte_eth_l2_tunnel_conf *)arg,
7661 case RTE_ETH_FILTER_DELETE:
7662 ret = ixgbe_dev_l2_tunnel_filter_del
7664 (struct rte_eth_l2_tunnel_conf *)arg);
7667 PMD_DRV_LOG(ERR, "unsupported operation %u.", filter_op);
7675 ixgbe_e_tag_forwarding_en_dis(struct rte_eth_dev *dev, bool en)
7679 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7681 if (hw->mac.type != ixgbe_mac_X550 &&
7682 hw->mac.type != ixgbe_mac_X550EM_x &&
7683 hw->mac.type != ixgbe_mac_X550EM_a) {
7687 ctrl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
7688 ctrl &= ~IXGBE_VT_CTL_POOLING_MODE_MASK;
7690 ctrl |= IXGBE_VT_CTL_POOLING_MODE_ETAG;
7691 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, ctrl);
7696 /* Enable l2 tunnel forwarding */
7698 ixgbe_dev_l2_tunnel_forwarding_enable
7699 (struct rte_eth_dev *dev,
7700 enum rte_eth_tunnel_type l2_tunnel_type)
7702 struct ixgbe_l2_tn_info *l2_tn_info =
7703 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7706 switch (l2_tunnel_type) {
7707 case RTE_L2_TUNNEL_TYPE_E_TAG:
7708 l2_tn_info->e_tag_fwd_en = TRUE;
7709 ret = ixgbe_e_tag_forwarding_en_dis(dev, 1);
7712 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7720 /* Disable l2 tunnel forwarding */
7722 ixgbe_dev_l2_tunnel_forwarding_disable
7723 (struct rte_eth_dev *dev,
7724 enum rte_eth_tunnel_type l2_tunnel_type)
7726 struct ixgbe_l2_tn_info *l2_tn_info =
7727 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7730 switch (l2_tunnel_type) {
7731 case RTE_L2_TUNNEL_TYPE_E_TAG:
7732 l2_tn_info->e_tag_fwd_en = FALSE;
7733 ret = ixgbe_e_tag_forwarding_en_dis(dev, 0);
7736 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7745 ixgbe_e_tag_insertion_en_dis(struct rte_eth_dev *dev,
7746 struct rte_eth_l2_tunnel_conf *l2_tunnel,
7749 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
7751 uint32_t vmtir, vmvir;
7752 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7754 if (l2_tunnel->vf_id >= pci_dev->max_vfs) {
7756 "VF id %u should be less than %u",
7762 if (hw->mac.type != ixgbe_mac_X550 &&
7763 hw->mac.type != ixgbe_mac_X550EM_x &&
7764 hw->mac.type != ixgbe_mac_X550EM_a) {
7769 vmtir = l2_tunnel->tunnel_id;
7773 IXGBE_WRITE_REG(hw, IXGBE_VMTIR(l2_tunnel->vf_id), vmtir);
7775 vmvir = IXGBE_READ_REG(hw, IXGBE_VMVIR(l2_tunnel->vf_id));
7776 vmvir &= ~IXGBE_VMVIR_TAGA_MASK;
7778 vmvir |= IXGBE_VMVIR_TAGA_ETAG_INSERT;
7779 IXGBE_WRITE_REG(hw, IXGBE_VMVIR(l2_tunnel->vf_id), vmvir);
7784 /* Enable l2 tunnel tag insertion */
7786 ixgbe_dev_l2_tunnel_insertion_enable(struct rte_eth_dev *dev,
7787 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7791 switch (l2_tunnel->l2_tunnel_type) {
7792 case RTE_L2_TUNNEL_TYPE_E_TAG:
7793 ret = ixgbe_e_tag_insertion_en_dis(dev, l2_tunnel, 1);
7796 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7804 /* Disable l2 tunnel tag insertion */
7806 ixgbe_dev_l2_tunnel_insertion_disable
7807 (struct rte_eth_dev *dev,
7808 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7812 switch (l2_tunnel->l2_tunnel_type) {
7813 case RTE_L2_TUNNEL_TYPE_E_TAG:
7814 ret = ixgbe_e_tag_insertion_en_dis(dev, l2_tunnel, 0);
7817 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7826 ixgbe_e_tag_stripping_en_dis(struct rte_eth_dev *dev,
7831 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7833 if (hw->mac.type != ixgbe_mac_X550 &&
7834 hw->mac.type != ixgbe_mac_X550EM_x &&
7835 hw->mac.type != ixgbe_mac_X550EM_a) {
7839 qde = IXGBE_READ_REG(hw, IXGBE_QDE);
7841 qde |= IXGBE_QDE_STRIP_TAG;
7843 qde &= ~IXGBE_QDE_STRIP_TAG;
7844 qde &= ~IXGBE_QDE_READ;
7845 qde |= IXGBE_QDE_WRITE;
7846 IXGBE_WRITE_REG(hw, IXGBE_QDE, qde);
7851 /* Enable l2 tunnel tag stripping */
7853 ixgbe_dev_l2_tunnel_stripping_enable
7854 (struct rte_eth_dev *dev,
7855 enum rte_eth_tunnel_type l2_tunnel_type)
7859 switch (l2_tunnel_type) {
7860 case RTE_L2_TUNNEL_TYPE_E_TAG:
7861 ret = ixgbe_e_tag_stripping_en_dis(dev, 1);
7864 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7872 /* Disable l2 tunnel tag stripping */
7874 ixgbe_dev_l2_tunnel_stripping_disable
7875 (struct rte_eth_dev *dev,
7876 enum rte_eth_tunnel_type l2_tunnel_type)
7880 switch (l2_tunnel_type) {
7881 case RTE_L2_TUNNEL_TYPE_E_TAG:
7882 ret = ixgbe_e_tag_stripping_en_dis(dev, 0);
7885 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7893 /* Enable/disable l2 tunnel offload functions */
7895 ixgbe_dev_l2_tunnel_offload_set
7896 (struct rte_eth_dev *dev,
7897 struct rte_eth_l2_tunnel_conf *l2_tunnel,
7903 if (l2_tunnel == NULL)
7907 if (mask & ETH_L2_TUNNEL_ENABLE_MASK) {
7909 ret = ixgbe_dev_l2_tunnel_enable(
7911 l2_tunnel->l2_tunnel_type);
7913 ret = ixgbe_dev_l2_tunnel_disable(
7915 l2_tunnel->l2_tunnel_type);
7918 if (mask & ETH_L2_TUNNEL_INSERTION_MASK) {
7920 ret = ixgbe_dev_l2_tunnel_insertion_enable(
7924 ret = ixgbe_dev_l2_tunnel_insertion_disable(
7929 if (mask & ETH_L2_TUNNEL_STRIPPING_MASK) {
7931 ret = ixgbe_dev_l2_tunnel_stripping_enable(
7933 l2_tunnel->l2_tunnel_type);
7935 ret = ixgbe_dev_l2_tunnel_stripping_disable(
7937 l2_tunnel->l2_tunnel_type);
7940 if (mask & ETH_L2_TUNNEL_FORWARDING_MASK) {
7942 ret = ixgbe_dev_l2_tunnel_forwarding_enable(
7944 l2_tunnel->l2_tunnel_type);
7946 ret = ixgbe_dev_l2_tunnel_forwarding_disable(
7948 l2_tunnel->l2_tunnel_type);
7955 ixgbe_update_vxlan_port(struct ixgbe_hw *hw,
7958 IXGBE_WRITE_REG(hw, IXGBE_VXLANCTRL, port);
7959 IXGBE_WRITE_FLUSH(hw);
7964 /* There's only one register for VxLAN UDP port.
7965 * So, we cannot add several ports. Will update it.
7968 ixgbe_add_vxlan_port(struct ixgbe_hw *hw,
7972 PMD_DRV_LOG(ERR, "Add VxLAN port 0 is not allowed.");
7976 return ixgbe_update_vxlan_port(hw, port);
7979 /* We cannot delete the VxLAN port. For there's a register for VxLAN
7980 * UDP port, it must have a value.
7981 * So, will reset it to the original value 0.
7984 ixgbe_del_vxlan_port(struct ixgbe_hw *hw,
7989 cur_port = (uint16_t)IXGBE_READ_REG(hw, IXGBE_VXLANCTRL);
7991 if (cur_port != port) {
7992 PMD_DRV_LOG(ERR, "Port %u does not exist.", port);
7996 return ixgbe_update_vxlan_port(hw, 0);
7999 /* Add UDP tunneling port */
8001 ixgbe_dev_udp_tunnel_port_add(struct rte_eth_dev *dev,
8002 struct rte_eth_udp_tunnel *udp_tunnel)
8005 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8007 if (hw->mac.type != ixgbe_mac_X550 &&
8008 hw->mac.type != ixgbe_mac_X550EM_x &&
8009 hw->mac.type != ixgbe_mac_X550EM_a) {
8013 if (udp_tunnel == NULL)
8016 switch (udp_tunnel->prot_type) {
8017 case RTE_TUNNEL_TYPE_VXLAN:
8018 ret = ixgbe_add_vxlan_port(hw, udp_tunnel->udp_port);
8021 case RTE_TUNNEL_TYPE_GENEVE:
8022 case RTE_TUNNEL_TYPE_TEREDO:
8023 PMD_DRV_LOG(ERR, "Tunnel type is not supported now.");
8028 PMD_DRV_LOG(ERR, "Invalid tunnel type");
8036 /* Remove UDP tunneling port */
8038 ixgbe_dev_udp_tunnel_port_del(struct rte_eth_dev *dev,
8039 struct rte_eth_udp_tunnel *udp_tunnel)
8042 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8044 if (hw->mac.type != ixgbe_mac_X550 &&
8045 hw->mac.type != ixgbe_mac_X550EM_x &&
8046 hw->mac.type != ixgbe_mac_X550EM_a) {
8050 if (udp_tunnel == NULL)
8053 switch (udp_tunnel->prot_type) {
8054 case RTE_TUNNEL_TYPE_VXLAN:
8055 ret = ixgbe_del_vxlan_port(hw, udp_tunnel->udp_port);
8057 case RTE_TUNNEL_TYPE_GENEVE:
8058 case RTE_TUNNEL_TYPE_TEREDO:
8059 PMD_DRV_LOG(ERR, "Tunnel type is not supported now.");
8063 PMD_DRV_LOG(ERR, "Invalid tunnel type");
8072 ixgbevf_dev_allmulticast_enable(struct rte_eth_dev *dev)
8074 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8076 hw->mac.ops.update_xcast_mode(hw, IXGBEVF_XCAST_MODE_ALLMULTI);
8080 ixgbevf_dev_allmulticast_disable(struct rte_eth_dev *dev)
8082 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8084 hw->mac.ops.update_xcast_mode(hw, IXGBEVF_XCAST_MODE_MULTI);
8087 static void ixgbevf_mbx_process(struct rte_eth_dev *dev)
8089 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8092 if (ixgbe_read_mbx(hw, &in_msg, 1, 0))
8095 /* PF reset VF event */
8096 if (in_msg == IXGBE_PF_CONTROL_MSG)
8097 _rte_eth_dev_callback_process(dev, RTE_ETH_EVENT_INTR_RESET,
8102 ixgbevf_dev_interrupt_get_status(struct rte_eth_dev *dev)
8105 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8106 struct ixgbe_interrupt *intr =
8107 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
8108 ixgbevf_intr_disable(hw);
8110 /* read-on-clear nic registers here */
8111 eicr = IXGBE_READ_REG(hw, IXGBE_VTEICR);
8114 /* only one misc vector supported - mailbox */
8115 eicr &= IXGBE_VTEICR_MASK;
8116 if (eicr == IXGBE_MISC_VEC_ID)
8117 intr->flags |= IXGBE_FLAG_MAILBOX;
8123 ixgbevf_dev_interrupt_action(struct rte_eth_dev *dev)
8125 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8126 struct ixgbe_interrupt *intr =
8127 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
8129 if (intr->flags & IXGBE_FLAG_MAILBOX) {
8130 ixgbevf_mbx_process(dev);
8131 intr->flags &= ~IXGBE_FLAG_MAILBOX;
8134 ixgbevf_intr_enable(hw);
8140 ixgbevf_dev_interrupt_handler(void *param)
8142 struct rte_eth_dev *dev = (struct rte_eth_dev *)param;
8144 ixgbevf_dev_interrupt_get_status(dev);
8145 ixgbevf_dev_interrupt_action(dev);
8149 * ixgbe_disable_sec_tx_path_generic - Stops the transmit data path
8150 * @hw: pointer to hardware structure
8152 * Stops the transmit data path and waits for the HW to internally empty
8153 * the Tx security block
8155 int ixgbe_disable_sec_tx_path_generic(struct ixgbe_hw *hw)
8157 #define IXGBE_MAX_SECTX_POLL 40
8162 sectxreg = IXGBE_READ_REG(hw, IXGBE_SECTXCTRL);
8163 sectxreg |= IXGBE_SECTXCTRL_TX_DIS;
8164 IXGBE_WRITE_REG(hw, IXGBE_SECTXCTRL, sectxreg);
8165 for (i = 0; i < IXGBE_MAX_SECTX_POLL; i++) {
8166 sectxreg = IXGBE_READ_REG(hw, IXGBE_SECTXSTAT);
8167 if (sectxreg & IXGBE_SECTXSTAT_SECTX_RDY)
8169 /* Use interrupt-safe sleep just in case */
8173 /* For informational purposes only */
8174 if (i >= IXGBE_MAX_SECTX_POLL)
8175 PMD_DRV_LOG(DEBUG, "Tx unit being enabled before security "
8176 "path fully disabled. Continuing with init.");
8178 return IXGBE_SUCCESS;
8182 * ixgbe_enable_sec_tx_path_generic - Enables the transmit data path
8183 * @hw: pointer to hardware structure
8185 * Enables the transmit data path.
8187 int ixgbe_enable_sec_tx_path_generic(struct ixgbe_hw *hw)
8191 sectxreg = IXGBE_READ_REG(hw, IXGBE_SECTXCTRL);
8192 sectxreg &= ~IXGBE_SECTXCTRL_TX_DIS;
8193 IXGBE_WRITE_REG(hw, IXGBE_SECTXCTRL, sectxreg);
8194 IXGBE_WRITE_FLUSH(hw);
8196 return IXGBE_SUCCESS;
8199 /* restore n-tuple filter */
8201 ixgbe_ntuple_filter_restore(struct rte_eth_dev *dev)
8203 struct ixgbe_filter_info *filter_info =
8204 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
8205 struct ixgbe_5tuple_filter *node;
8207 TAILQ_FOREACH(node, &filter_info->fivetuple_list, entries) {
8208 ixgbe_inject_5tuple_filter(dev, node);
8212 /* restore ethernet type filter */
8214 ixgbe_ethertype_filter_restore(struct rte_eth_dev *dev)
8216 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8217 struct ixgbe_filter_info *filter_info =
8218 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
8221 for (i = 0; i < IXGBE_MAX_ETQF_FILTERS; i++) {
8222 if (filter_info->ethertype_mask & (1 << i)) {
8223 IXGBE_WRITE_REG(hw, IXGBE_ETQF(i),
8224 filter_info->ethertype_filters[i].etqf);
8225 IXGBE_WRITE_REG(hw, IXGBE_ETQS(i),
8226 filter_info->ethertype_filters[i].etqs);
8227 IXGBE_WRITE_FLUSH(hw);
8232 /* restore SYN filter */
8234 ixgbe_syn_filter_restore(struct rte_eth_dev *dev)
8236 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8237 struct ixgbe_filter_info *filter_info =
8238 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
8241 synqf = filter_info->syn_info;
8243 if (synqf & IXGBE_SYN_FILTER_ENABLE) {
8244 IXGBE_WRITE_REG(hw, IXGBE_SYNQF, synqf);
8245 IXGBE_WRITE_FLUSH(hw);
8249 /* restore L2 tunnel filter */
8251 ixgbe_l2_tn_filter_restore(struct rte_eth_dev *dev)
8253 struct ixgbe_l2_tn_info *l2_tn_info =
8254 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
8255 struct ixgbe_l2_tn_filter *node;
8256 struct rte_eth_l2_tunnel_conf l2_tn_conf;
8258 TAILQ_FOREACH(node, &l2_tn_info->l2_tn_list, entries) {
8259 l2_tn_conf.l2_tunnel_type = node->key.l2_tn_type;
8260 l2_tn_conf.tunnel_id = node->key.tn_id;
8261 l2_tn_conf.pool = node->pool;
8262 (void)ixgbe_dev_l2_tunnel_filter_add(dev, &l2_tn_conf, TRUE);
8267 ixgbe_filter_restore(struct rte_eth_dev *dev)
8269 ixgbe_ntuple_filter_restore(dev);
8270 ixgbe_ethertype_filter_restore(dev);
8271 ixgbe_syn_filter_restore(dev);
8272 ixgbe_fdir_filter_restore(dev);
8273 ixgbe_l2_tn_filter_restore(dev);
8279 ixgbe_l2_tunnel_conf(struct rte_eth_dev *dev)
8281 struct ixgbe_l2_tn_info *l2_tn_info =
8282 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
8283 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8285 if (l2_tn_info->e_tag_en)
8286 (void)ixgbe_e_tag_enable(hw);
8288 if (l2_tn_info->e_tag_fwd_en)
8289 (void)ixgbe_e_tag_forwarding_en_dis(dev, 1);
8291 (void)ixgbe_update_e_tag_eth_type(hw, l2_tn_info->e_tag_ether_type);
8294 /* remove all the n-tuple filters */
8296 ixgbe_clear_all_ntuple_filter(struct rte_eth_dev *dev)
8298 struct ixgbe_filter_info *filter_info =
8299 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
8300 struct ixgbe_5tuple_filter *p_5tuple;
8302 while ((p_5tuple = TAILQ_FIRST(&filter_info->fivetuple_list)))
8303 ixgbe_remove_5tuple_filter(dev, p_5tuple);
8306 /* remove all the ether type filters */
8308 ixgbe_clear_all_ethertype_filter(struct rte_eth_dev *dev)
8310 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8311 struct ixgbe_filter_info *filter_info =
8312 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
8315 for (i = 0; i < IXGBE_MAX_ETQF_FILTERS; i++) {
8316 if (filter_info->ethertype_mask & (1 << i) &&
8317 !filter_info->ethertype_filters[i].conf) {
8318 (void)ixgbe_ethertype_filter_remove(filter_info,
8320 IXGBE_WRITE_REG(hw, IXGBE_ETQF(i), 0);
8321 IXGBE_WRITE_REG(hw, IXGBE_ETQS(i), 0);
8322 IXGBE_WRITE_FLUSH(hw);
8327 /* remove the SYN filter */
8329 ixgbe_clear_syn_filter(struct rte_eth_dev *dev)
8331 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8332 struct ixgbe_filter_info *filter_info =
8333 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
8335 if (filter_info->syn_info & IXGBE_SYN_FILTER_ENABLE) {
8336 filter_info->syn_info = 0;
8338 IXGBE_WRITE_REG(hw, IXGBE_SYNQF, 0);
8339 IXGBE_WRITE_FLUSH(hw);
8343 /* remove all the L2 tunnel filters */
8345 ixgbe_clear_all_l2_tn_filter(struct rte_eth_dev *dev)
8347 struct ixgbe_l2_tn_info *l2_tn_info =
8348 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
8349 struct ixgbe_l2_tn_filter *l2_tn_filter;
8350 struct rte_eth_l2_tunnel_conf l2_tn_conf;
8353 while ((l2_tn_filter = TAILQ_FIRST(&l2_tn_info->l2_tn_list))) {
8354 l2_tn_conf.l2_tunnel_type = l2_tn_filter->key.l2_tn_type;
8355 l2_tn_conf.tunnel_id = l2_tn_filter->key.tn_id;
8356 l2_tn_conf.pool = l2_tn_filter->pool;
8357 ret = ixgbe_dev_l2_tunnel_filter_del(dev, &l2_tn_conf);
8365 RTE_PMD_REGISTER_PCI(net_ixgbe, rte_ixgbe_pmd);
8366 RTE_PMD_REGISTER_PCI_TABLE(net_ixgbe, pci_id_ixgbe_map);
8367 RTE_PMD_REGISTER_KMOD_DEP(net_ixgbe, "* igb_uio | uio_pci_generic | vfio-pci");
8368 RTE_PMD_REGISTER_PCI(net_ixgbe_vf, rte_ixgbevf_pmd);
8369 RTE_PMD_REGISTER_PCI_TABLE(net_ixgbe_vf, pci_id_ixgbevf_map);
8370 RTE_PMD_REGISTER_KMOD_DEP(net_ixgbe_vf, "* igb_uio | vfio-pci");