4 * Copyright(c) 2010-2016 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #include <sys/types.h>
35 #include <sys/queue.h>
44 #include <netinet/in.h>
46 #include <rte_byteorder.h>
48 #include <rte_debug.h>
49 #include <rte_interrupts.h>
51 #include <rte_memory.h>
52 #include <rte_memcpy.h>
53 #include <rte_memzone.h>
54 #include <rte_launch.h>
56 #include <rte_per_lcore.h>
57 #include <rte_lcore.h>
58 #include <rte_atomic.h>
59 #include <rte_branch_prediction.h>
60 #include <rte_common.h>
61 #include <rte_mempool.h>
62 #include <rte_malloc.h>
64 #include <rte_errno.h>
65 #include <rte_spinlock.h>
66 #include <rte_string_fns.h>
68 #include "rte_ether.h"
69 #include "rte_ethdev.h"
71 static const char *MZ_RTE_ETH_DEV_DATA = "rte_eth_dev_data";
72 struct rte_eth_dev rte_eth_devices[RTE_MAX_ETHPORTS];
73 static struct rte_eth_dev_data *rte_eth_dev_data;
74 static uint8_t eth_dev_last_created_port;
75 static uint8_t nb_ports;
77 /* spinlock for eth device callbacks */
78 static rte_spinlock_t rte_eth_dev_cb_lock = RTE_SPINLOCK_INITIALIZER;
80 /* spinlock for add/remove rx callbacks */
81 static rte_spinlock_t rte_eth_rx_cb_lock = RTE_SPINLOCK_INITIALIZER;
83 /* spinlock for add/remove tx callbacks */
84 static rte_spinlock_t rte_eth_tx_cb_lock = RTE_SPINLOCK_INITIALIZER;
86 /* store statistics names and its offset in stats structure */
87 struct rte_eth_xstats_name_off {
88 char name[RTE_ETH_XSTATS_NAME_SIZE];
92 static const struct rte_eth_xstats_name_off rte_stats_strings[] = {
93 {"rx_good_packets", offsetof(struct rte_eth_stats, ipackets)},
94 {"tx_good_packets", offsetof(struct rte_eth_stats, opackets)},
95 {"rx_good_bytes", offsetof(struct rte_eth_stats, ibytes)},
96 {"tx_good_bytes", offsetof(struct rte_eth_stats, obytes)},
97 {"rx_errors", offsetof(struct rte_eth_stats, ierrors)},
98 {"tx_errors", offsetof(struct rte_eth_stats, oerrors)},
99 {"rx_mbuf_allocation_errors", offsetof(struct rte_eth_stats,
103 #define RTE_NB_STATS (sizeof(rte_stats_strings) / sizeof(rte_stats_strings[0]))
105 static const struct rte_eth_xstats_name_off rte_rxq_stats_strings[] = {
106 {"packets", offsetof(struct rte_eth_stats, q_ipackets)},
107 {"bytes", offsetof(struct rte_eth_stats, q_ibytes)},
108 {"errors", offsetof(struct rte_eth_stats, q_errors)},
111 #define RTE_NB_RXQ_STATS (sizeof(rte_rxq_stats_strings) / \
112 sizeof(rte_rxq_stats_strings[0]))
114 static const struct rte_eth_xstats_name_off rte_txq_stats_strings[] = {
115 {"packets", offsetof(struct rte_eth_stats, q_opackets)},
116 {"bytes", offsetof(struct rte_eth_stats, q_obytes)},
118 #define RTE_NB_TXQ_STATS (sizeof(rte_txq_stats_strings) / \
119 sizeof(rte_txq_stats_strings[0]))
123 * The user application callback description.
125 * It contains callback address to be registered by user application,
126 * the pointer to the parameters for callback, and the event type.
128 struct rte_eth_dev_callback {
129 TAILQ_ENTRY(rte_eth_dev_callback) next; /**< Callbacks list */
130 rte_eth_dev_cb_fn cb_fn; /**< Callback address */
131 void *cb_arg; /**< Parameter for callback */
132 enum rte_eth_event_type event; /**< Interrupt event type */
133 uint32_t active; /**< Callback is executing */
142 rte_eth_find_next(uint8_t port_id)
144 while (port_id < RTE_MAX_ETHPORTS &&
145 rte_eth_devices[port_id].state != RTE_ETH_DEV_ATTACHED)
148 if (port_id >= RTE_MAX_ETHPORTS)
149 return RTE_MAX_ETHPORTS;
155 rte_eth_dev_data_alloc(void)
157 const unsigned flags = 0;
158 const struct rte_memzone *mz;
160 if (rte_eal_process_type() == RTE_PROC_PRIMARY) {
161 mz = rte_memzone_reserve(MZ_RTE_ETH_DEV_DATA,
162 RTE_MAX_ETHPORTS * sizeof(*rte_eth_dev_data),
163 rte_socket_id(), flags);
165 mz = rte_memzone_lookup(MZ_RTE_ETH_DEV_DATA);
167 rte_panic("Cannot allocate memzone for ethernet port data\n");
169 rte_eth_dev_data = mz->addr;
170 if (rte_eal_process_type() == RTE_PROC_PRIMARY)
171 memset(rte_eth_dev_data, 0,
172 RTE_MAX_ETHPORTS * sizeof(*rte_eth_dev_data));
176 rte_eth_dev_allocated(const char *name)
180 for (i = 0; i < RTE_MAX_ETHPORTS; i++) {
181 if ((rte_eth_devices[i].state == RTE_ETH_DEV_ATTACHED) &&
182 strcmp(rte_eth_devices[i].data->name, name) == 0)
183 return &rte_eth_devices[i];
189 rte_eth_dev_find_free_port(void)
193 for (i = 0; i < RTE_MAX_ETHPORTS; i++) {
194 if (rte_eth_devices[i].state == RTE_ETH_DEV_UNUSED)
197 return RTE_MAX_ETHPORTS;
200 static struct rte_eth_dev *
201 eth_dev_get(uint8_t port_id)
203 struct rte_eth_dev *eth_dev = &rte_eth_devices[port_id];
205 eth_dev->data = &rte_eth_dev_data[port_id];
206 eth_dev->state = RTE_ETH_DEV_ATTACHED;
207 TAILQ_INIT(&(eth_dev->link_intr_cbs));
209 eth_dev_last_created_port = port_id;
216 rte_eth_dev_allocate(const char *name)
219 struct rte_eth_dev *eth_dev;
221 port_id = rte_eth_dev_find_free_port();
222 if (port_id == RTE_MAX_ETHPORTS) {
223 RTE_PMD_DEBUG_TRACE("Reached maximum number of Ethernet ports\n");
227 if (rte_eth_dev_data == NULL)
228 rte_eth_dev_data_alloc();
230 if (rte_eth_dev_allocated(name) != NULL) {
231 RTE_PMD_DEBUG_TRACE("Ethernet Device with name %s already allocated!\n",
236 memset(&rte_eth_dev_data[port_id], 0, sizeof(struct rte_eth_dev_data));
237 eth_dev = eth_dev_get(port_id);
238 snprintf(eth_dev->data->name, sizeof(eth_dev->data->name), "%s", name);
239 eth_dev->data->port_id = port_id;
240 eth_dev->data->mtu = ETHER_MTU;
246 * Attach to a port already registered by the primary process, which
247 * makes sure that the same device would have the same port id both
248 * in the primary and secondary process.
251 rte_eth_dev_attach_secondary(const char *name)
254 struct rte_eth_dev *eth_dev;
256 if (rte_eth_dev_data == NULL)
257 rte_eth_dev_data_alloc();
259 for (i = 0; i < RTE_MAX_ETHPORTS; i++) {
260 if (strcmp(rte_eth_dev_data[i].name, name) == 0)
263 if (i == RTE_MAX_ETHPORTS) {
265 "device %s is not driven by the primary process\n",
270 eth_dev = eth_dev_get(i);
271 RTE_ASSERT(eth_dev->data->port_id == i);
277 rte_eth_dev_release_port(struct rte_eth_dev *eth_dev)
282 eth_dev->state = RTE_ETH_DEV_UNUSED;
288 rte_eth_dev_is_valid_port(uint8_t port_id)
290 if (port_id >= RTE_MAX_ETHPORTS ||
291 rte_eth_devices[port_id].state != RTE_ETH_DEV_ATTACHED)
298 rte_eth_dev_socket_id(uint8_t port_id)
300 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -1);
301 return rte_eth_devices[port_id].data->numa_node;
305 rte_eth_dev_count(void)
311 rte_eth_dev_get_name_by_port(uint8_t port_id, char *name)
315 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
318 RTE_PMD_DEBUG_TRACE("Null pointer is specified\n");
322 /* shouldn't check 'rte_eth_devices[i].data',
323 * because it might be overwritten by VDEV PMD */
324 tmp = rte_eth_dev_data[port_id].name;
330 rte_eth_dev_get_port_by_name(const char *name, uint8_t *port_id)
335 RTE_PMD_DEBUG_TRACE("Null pointer is specified\n");
342 *port_id = RTE_MAX_ETHPORTS;
343 RTE_ETH_FOREACH_DEV(i) {
345 rte_eth_dev_data[i].name, strlen(name))) {
356 rte_eth_dev_is_detachable(uint8_t port_id)
360 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
362 switch (rte_eth_devices[port_id].data->kdrv) {
363 case RTE_KDRV_IGB_UIO:
364 case RTE_KDRV_UIO_GENERIC:
365 case RTE_KDRV_NIC_UIO:
372 dev_flags = rte_eth_devices[port_id].data->dev_flags;
373 if ((dev_flags & RTE_ETH_DEV_DETACHABLE) &&
374 (!(dev_flags & RTE_ETH_DEV_BONDED_SLAVE)))
380 /* attach the new device, then store port_id of the device */
382 rte_eth_dev_attach(const char *devargs, uint8_t *port_id)
385 int current = rte_eth_dev_count();
389 if ((devargs == NULL) || (port_id == NULL)) {
394 /* parse devargs, then retrieve device name and args */
395 if (rte_eal_parse_devargs_str(devargs, &name, &args))
398 ret = rte_eal_dev_attach(name, args);
402 /* no point looking at the port count if no port exists */
403 if (!rte_eth_dev_count()) {
404 RTE_LOG(ERR, EAL, "No port found for device (%s)\n", name);
409 /* if nothing happened, there is a bug here, since some driver told us
410 * it did attach a device, but did not create a port.
412 if (current == rte_eth_dev_count()) {
417 *port_id = eth_dev_last_created_port;
426 /* detach the device, then store the name of the device */
428 rte_eth_dev_detach(uint8_t port_id, char *name)
437 /* FIXME: move this to eal, once device flags are relocated there */
438 if (rte_eth_dev_is_detachable(port_id))
441 snprintf(name, sizeof(rte_eth_devices[port_id].data->name),
442 "%s", rte_eth_devices[port_id].data->name);
443 ret = rte_eal_dev_detach(name);
454 rte_eth_dev_rx_queue_config(struct rte_eth_dev *dev, uint16_t nb_queues)
456 uint16_t old_nb_queues = dev->data->nb_rx_queues;
460 if (dev->data->rx_queues == NULL && nb_queues != 0) { /* first time configuration */
461 dev->data->rx_queues = rte_zmalloc("ethdev->rx_queues",
462 sizeof(dev->data->rx_queues[0]) * nb_queues,
463 RTE_CACHE_LINE_SIZE);
464 if (dev->data->rx_queues == NULL) {
465 dev->data->nb_rx_queues = 0;
468 } else if (dev->data->rx_queues != NULL && nb_queues != 0) { /* re-configure */
469 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_release, -ENOTSUP);
471 rxq = dev->data->rx_queues;
473 for (i = nb_queues; i < old_nb_queues; i++)
474 (*dev->dev_ops->rx_queue_release)(rxq[i]);
475 rxq = rte_realloc(rxq, sizeof(rxq[0]) * nb_queues,
476 RTE_CACHE_LINE_SIZE);
479 if (nb_queues > old_nb_queues) {
480 uint16_t new_qs = nb_queues - old_nb_queues;
482 memset(rxq + old_nb_queues, 0,
483 sizeof(rxq[0]) * new_qs);
486 dev->data->rx_queues = rxq;
488 } else if (dev->data->rx_queues != NULL && nb_queues == 0) {
489 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_release, -ENOTSUP);
491 rxq = dev->data->rx_queues;
493 for (i = nb_queues; i < old_nb_queues; i++)
494 (*dev->dev_ops->rx_queue_release)(rxq[i]);
496 rte_free(dev->data->rx_queues);
497 dev->data->rx_queues = NULL;
499 dev->data->nb_rx_queues = nb_queues;
504 rte_eth_dev_rx_queue_start(uint8_t port_id, uint16_t rx_queue_id)
506 struct rte_eth_dev *dev;
508 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
510 dev = &rte_eth_devices[port_id];
511 if (rx_queue_id >= dev->data->nb_rx_queues) {
512 RTE_PMD_DEBUG_TRACE("Invalid RX queue_id=%d\n", rx_queue_id);
516 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_start, -ENOTSUP);
518 if (dev->data->rx_queue_state[rx_queue_id] != RTE_ETH_QUEUE_STATE_STOPPED) {
519 RTE_PMD_DEBUG_TRACE("Queue %" PRIu16" of device with port_id=%" PRIu8
520 " already started\n",
521 rx_queue_id, port_id);
525 return dev->dev_ops->rx_queue_start(dev, rx_queue_id);
530 rte_eth_dev_rx_queue_stop(uint8_t port_id, uint16_t rx_queue_id)
532 struct rte_eth_dev *dev;
534 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
536 dev = &rte_eth_devices[port_id];
537 if (rx_queue_id >= dev->data->nb_rx_queues) {
538 RTE_PMD_DEBUG_TRACE("Invalid RX queue_id=%d\n", rx_queue_id);
542 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_stop, -ENOTSUP);
544 if (dev->data->rx_queue_state[rx_queue_id] == RTE_ETH_QUEUE_STATE_STOPPED) {
545 RTE_PMD_DEBUG_TRACE("Queue %" PRIu16" of device with port_id=%" PRIu8
546 " already stopped\n",
547 rx_queue_id, port_id);
551 return dev->dev_ops->rx_queue_stop(dev, rx_queue_id);
556 rte_eth_dev_tx_queue_start(uint8_t port_id, uint16_t tx_queue_id)
558 struct rte_eth_dev *dev;
560 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
562 dev = &rte_eth_devices[port_id];
563 if (tx_queue_id >= dev->data->nb_tx_queues) {
564 RTE_PMD_DEBUG_TRACE("Invalid TX queue_id=%d\n", tx_queue_id);
568 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->tx_queue_start, -ENOTSUP);
570 if (dev->data->tx_queue_state[tx_queue_id] != RTE_ETH_QUEUE_STATE_STOPPED) {
571 RTE_PMD_DEBUG_TRACE("Queue %" PRIu16" of device with port_id=%" PRIu8
572 " already started\n",
573 tx_queue_id, port_id);
577 return dev->dev_ops->tx_queue_start(dev, tx_queue_id);
582 rte_eth_dev_tx_queue_stop(uint8_t port_id, uint16_t tx_queue_id)
584 struct rte_eth_dev *dev;
586 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
588 dev = &rte_eth_devices[port_id];
589 if (tx_queue_id >= dev->data->nb_tx_queues) {
590 RTE_PMD_DEBUG_TRACE("Invalid TX queue_id=%d\n", tx_queue_id);
594 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->tx_queue_stop, -ENOTSUP);
596 if (dev->data->tx_queue_state[tx_queue_id] == RTE_ETH_QUEUE_STATE_STOPPED) {
597 RTE_PMD_DEBUG_TRACE("Queue %" PRIu16" of device with port_id=%" PRIu8
598 " already stopped\n",
599 tx_queue_id, port_id);
603 return dev->dev_ops->tx_queue_stop(dev, tx_queue_id);
608 rte_eth_dev_tx_queue_config(struct rte_eth_dev *dev, uint16_t nb_queues)
610 uint16_t old_nb_queues = dev->data->nb_tx_queues;
614 if (dev->data->tx_queues == NULL && nb_queues != 0) { /* first time configuration */
615 dev->data->tx_queues = rte_zmalloc("ethdev->tx_queues",
616 sizeof(dev->data->tx_queues[0]) * nb_queues,
617 RTE_CACHE_LINE_SIZE);
618 if (dev->data->tx_queues == NULL) {
619 dev->data->nb_tx_queues = 0;
622 } else if (dev->data->tx_queues != NULL && nb_queues != 0) { /* re-configure */
623 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->tx_queue_release, -ENOTSUP);
625 txq = dev->data->tx_queues;
627 for (i = nb_queues; i < old_nb_queues; i++)
628 (*dev->dev_ops->tx_queue_release)(txq[i]);
629 txq = rte_realloc(txq, sizeof(txq[0]) * nb_queues,
630 RTE_CACHE_LINE_SIZE);
633 if (nb_queues > old_nb_queues) {
634 uint16_t new_qs = nb_queues - old_nb_queues;
636 memset(txq + old_nb_queues, 0,
637 sizeof(txq[0]) * new_qs);
640 dev->data->tx_queues = txq;
642 } else if (dev->data->tx_queues != NULL && nb_queues == 0) {
643 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->tx_queue_release, -ENOTSUP);
645 txq = dev->data->tx_queues;
647 for (i = nb_queues; i < old_nb_queues; i++)
648 (*dev->dev_ops->tx_queue_release)(txq[i]);
650 rte_free(dev->data->tx_queues);
651 dev->data->tx_queues = NULL;
653 dev->data->nb_tx_queues = nb_queues;
658 rte_eth_speed_bitflag(uint32_t speed, int duplex)
661 case ETH_SPEED_NUM_10M:
662 return duplex ? ETH_LINK_SPEED_10M : ETH_LINK_SPEED_10M_HD;
663 case ETH_SPEED_NUM_100M:
664 return duplex ? ETH_LINK_SPEED_100M : ETH_LINK_SPEED_100M_HD;
665 case ETH_SPEED_NUM_1G:
666 return ETH_LINK_SPEED_1G;
667 case ETH_SPEED_NUM_2_5G:
668 return ETH_LINK_SPEED_2_5G;
669 case ETH_SPEED_NUM_5G:
670 return ETH_LINK_SPEED_5G;
671 case ETH_SPEED_NUM_10G:
672 return ETH_LINK_SPEED_10G;
673 case ETH_SPEED_NUM_20G:
674 return ETH_LINK_SPEED_20G;
675 case ETH_SPEED_NUM_25G:
676 return ETH_LINK_SPEED_25G;
677 case ETH_SPEED_NUM_40G:
678 return ETH_LINK_SPEED_40G;
679 case ETH_SPEED_NUM_50G:
680 return ETH_LINK_SPEED_50G;
681 case ETH_SPEED_NUM_56G:
682 return ETH_LINK_SPEED_56G;
683 case ETH_SPEED_NUM_100G:
684 return ETH_LINK_SPEED_100G;
691 rte_eth_dev_configure(uint8_t port_id, uint16_t nb_rx_q, uint16_t nb_tx_q,
692 const struct rte_eth_conf *dev_conf)
694 struct rte_eth_dev *dev;
695 struct rte_eth_dev_info dev_info;
698 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
700 if (nb_rx_q > RTE_MAX_QUEUES_PER_PORT) {
702 "Number of RX queues requested (%u) is greater than max supported(%d)\n",
703 nb_rx_q, RTE_MAX_QUEUES_PER_PORT);
707 if (nb_tx_q > RTE_MAX_QUEUES_PER_PORT) {
709 "Number of TX queues requested (%u) is greater than max supported(%d)\n",
710 nb_tx_q, RTE_MAX_QUEUES_PER_PORT);
714 dev = &rte_eth_devices[port_id];
716 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_infos_get, -ENOTSUP);
717 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_configure, -ENOTSUP);
719 if (dev->data->dev_started) {
721 "port %d must be stopped to allow configuration\n", port_id);
725 /* Copy the dev_conf parameter into the dev structure */
726 memcpy(&dev->data->dev_conf, dev_conf, sizeof(dev->data->dev_conf));
729 * Check that the numbers of RX and TX queues are not greater
730 * than the maximum number of RX and TX queues supported by the
733 (*dev->dev_ops->dev_infos_get)(dev, &dev_info);
735 if (nb_rx_q == 0 && nb_tx_q == 0) {
736 RTE_PMD_DEBUG_TRACE("ethdev port_id=%d both rx and tx queue cannot be 0\n", port_id);
740 if (nb_rx_q > dev_info.max_rx_queues) {
741 RTE_PMD_DEBUG_TRACE("ethdev port_id=%d nb_rx_queues=%d > %d\n",
742 port_id, nb_rx_q, dev_info.max_rx_queues);
746 if (nb_tx_q > dev_info.max_tx_queues) {
747 RTE_PMD_DEBUG_TRACE("ethdev port_id=%d nb_tx_queues=%d > %d\n",
748 port_id, nb_tx_q, dev_info.max_tx_queues);
753 * If link state interrupt is enabled, check that the
754 * device supports it.
756 if ((dev_conf->intr_conf.lsc == 1) &&
757 (!(dev->data->dev_flags & RTE_ETH_DEV_INTR_LSC))) {
758 RTE_PMD_DEBUG_TRACE("driver %s does not support lsc\n",
759 dev->data->drv_name);
764 * If jumbo frames are enabled, check that the maximum RX packet
765 * length is supported by the configured device.
767 if (dev_conf->rxmode.jumbo_frame == 1) {
768 if (dev_conf->rxmode.max_rx_pkt_len >
769 dev_info.max_rx_pktlen) {
770 RTE_PMD_DEBUG_TRACE("ethdev port_id=%d max_rx_pkt_len %u"
771 " > max valid value %u\n",
773 (unsigned)dev_conf->rxmode.max_rx_pkt_len,
774 (unsigned)dev_info.max_rx_pktlen);
776 } else if (dev_conf->rxmode.max_rx_pkt_len < ETHER_MIN_LEN) {
777 RTE_PMD_DEBUG_TRACE("ethdev port_id=%d max_rx_pkt_len %u"
778 " < min valid value %u\n",
780 (unsigned)dev_conf->rxmode.max_rx_pkt_len,
781 (unsigned)ETHER_MIN_LEN);
785 if (dev_conf->rxmode.max_rx_pkt_len < ETHER_MIN_LEN ||
786 dev_conf->rxmode.max_rx_pkt_len > ETHER_MAX_LEN)
787 /* Use default value */
788 dev->data->dev_conf.rxmode.max_rx_pkt_len =
793 * Setup new number of RX/TX queues and reconfigure device.
795 diag = rte_eth_dev_rx_queue_config(dev, nb_rx_q);
797 RTE_PMD_DEBUG_TRACE("port%d rte_eth_dev_rx_queue_config = %d\n",
802 diag = rte_eth_dev_tx_queue_config(dev, nb_tx_q);
804 RTE_PMD_DEBUG_TRACE("port%d rte_eth_dev_tx_queue_config = %d\n",
806 rte_eth_dev_rx_queue_config(dev, 0);
810 diag = (*dev->dev_ops->dev_configure)(dev);
812 RTE_PMD_DEBUG_TRACE("port%d dev_configure = %d\n",
814 rte_eth_dev_rx_queue_config(dev, 0);
815 rte_eth_dev_tx_queue_config(dev, 0);
823 _rte_eth_dev_reset(struct rte_eth_dev *dev)
825 if (dev->data->dev_started) {
827 "port %d must be stopped to allow reset\n",
832 rte_eth_dev_rx_queue_config(dev, 0);
833 rte_eth_dev_tx_queue_config(dev, 0);
835 memset(&dev->data->dev_conf, 0, sizeof(dev->data->dev_conf));
839 rte_eth_dev_config_restore(uint8_t port_id)
841 struct rte_eth_dev *dev;
842 struct rte_eth_dev_info dev_info;
843 struct ether_addr *addr;
848 dev = &rte_eth_devices[port_id];
850 rte_eth_dev_info_get(port_id, &dev_info);
852 /* replay MAC address configuration including default MAC */
853 addr = &dev->data->mac_addrs[0];
854 if (*dev->dev_ops->mac_addr_set != NULL)
855 (*dev->dev_ops->mac_addr_set)(dev, addr);
856 else if (*dev->dev_ops->mac_addr_add != NULL)
857 (*dev->dev_ops->mac_addr_add)(dev, addr, 0, pool);
859 if (*dev->dev_ops->mac_addr_add != NULL) {
860 for (i = 1; i < dev_info.max_mac_addrs; i++) {
861 addr = &dev->data->mac_addrs[i];
863 /* skip zero address */
864 if (is_zero_ether_addr(addr))
868 pool_mask = dev->data->mac_pool_sel[i];
871 if (pool_mask & 1ULL)
872 (*dev->dev_ops->mac_addr_add)(dev,
880 /* replay promiscuous configuration */
881 if (rte_eth_promiscuous_get(port_id) == 1)
882 rte_eth_promiscuous_enable(port_id);
883 else if (rte_eth_promiscuous_get(port_id) == 0)
884 rte_eth_promiscuous_disable(port_id);
886 /* replay all multicast configuration */
887 if (rte_eth_allmulticast_get(port_id) == 1)
888 rte_eth_allmulticast_enable(port_id);
889 else if (rte_eth_allmulticast_get(port_id) == 0)
890 rte_eth_allmulticast_disable(port_id);
894 rte_eth_dev_start(uint8_t port_id)
896 struct rte_eth_dev *dev;
899 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
901 dev = &rte_eth_devices[port_id];
903 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_start, -ENOTSUP);
905 if (dev->data->dev_started != 0) {
906 RTE_PMD_DEBUG_TRACE("Device with port_id=%" PRIu8
907 " already started\n",
912 diag = (*dev->dev_ops->dev_start)(dev);
914 dev->data->dev_started = 1;
918 rte_eth_dev_config_restore(port_id);
920 if (dev->data->dev_conf.intr_conf.lsc == 0) {
921 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->link_update, -ENOTSUP);
922 (*dev->dev_ops->link_update)(dev, 0);
928 rte_eth_dev_stop(uint8_t port_id)
930 struct rte_eth_dev *dev;
932 RTE_ETH_VALID_PORTID_OR_RET(port_id);
933 dev = &rte_eth_devices[port_id];
935 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->dev_stop);
937 if (dev->data->dev_started == 0) {
938 RTE_PMD_DEBUG_TRACE("Device with port_id=%" PRIu8
939 " already stopped\n",
944 dev->data->dev_started = 0;
945 (*dev->dev_ops->dev_stop)(dev);
949 rte_eth_dev_set_link_up(uint8_t port_id)
951 struct rte_eth_dev *dev;
953 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
955 dev = &rte_eth_devices[port_id];
957 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_set_link_up, -ENOTSUP);
958 return (*dev->dev_ops->dev_set_link_up)(dev);
962 rte_eth_dev_set_link_down(uint8_t port_id)
964 struct rte_eth_dev *dev;
966 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
968 dev = &rte_eth_devices[port_id];
970 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_set_link_down, -ENOTSUP);
971 return (*dev->dev_ops->dev_set_link_down)(dev);
975 rte_eth_dev_close(uint8_t port_id)
977 struct rte_eth_dev *dev;
979 RTE_ETH_VALID_PORTID_OR_RET(port_id);
980 dev = &rte_eth_devices[port_id];
982 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->dev_close);
983 dev->data->dev_started = 0;
984 (*dev->dev_ops->dev_close)(dev);
986 rte_free(dev->data->rx_queues);
987 dev->data->rx_queues = NULL;
988 rte_free(dev->data->tx_queues);
989 dev->data->tx_queues = NULL;
993 rte_eth_rx_queue_setup(uint8_t port_id, uint16_t rx_queue_id,
994 uint16_t nb_rx_desc, unsigned int socket_id,
995 const struct rte_eth_rxconf *rx_conf,
996 struct rte_mempool *mp)
999 uint32_t mbp_buf_size;
1000 struct rte_eth_dev *dev;
1001 struct rte_eth_dev_info dev_info;
1004 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1006 dev = &rte_eth_devices[port_id];
1007 if (rx_queue_id >= dev->data->nb_rx_queues) {
1008 RTE_PMD_DEBUG_TRACE("Invalid RX queue_id=%d\n", rx_queue_id);
1012 if (dev->data->dev_started) {
1013 RTE_PMD_DEBUG_TRACE(
1014 "port %d must be stopped to allow configuration\n", port_id);
1018 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_infos_get, -ENOTSUP);
1019 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_setup, -ENOTSUP);
1022 * Check the size of the mbuf data buffer.
1023 * This value must be provided in the private data of the memory pool.
1024 * First check that the memory pool has a valid private data.
1026 rte_eth_dev_info_get(port_id, &dev_info);
1027 if (mp->private_data_size < sizeof(struct rte_pktmbuf_pool_private)) {
1028 RTE_PMD_DEBUG_TRACE("%s private_data_size %d < %d\n",
1029 mp->name, (int) mp->private_data_size,
1030 (int) sizeof(struct rte_pktmbuf_pool_private));
1033 mbp_buf_size = rte_pktmbuf_data_room_size(mp);
1035 if ((mbp_buf_size - RTE_PKTMBUF_HEADROOM) < dev_info.min_rx_bufsize) {
1036 RTE_PMD_DEBUG_TRACE("%s mbuf_data_room_size %d < %d "
1037 "(RTE_PKTMBUF_HEADROOM=%d + min_rx_bufsize(dev)"
1041 (int)(RTE_PKTMBUF_HEADROOM +
1042 dev_info.min_rx_bufsize),
1043 (int)RTE_PKTMBUF_HEADROOM,
1044 (int)dev_info.min_rx_bufsize);
1048 if (nb_rx_desc > dev_info.rx_desc_lim.nb_max ||
1049 nb_rx_desc < dev_info.rx_desc_lim.nb_min ||
1050 nb_rx_desc % dev_info.rx_desc_lim.nb_align != 0) {
1052 RTE_PMD_DEBUG_TRACE("Invalid value for nb_rx_desc(=%hu), "
1053 "should be: <= %hu, = %hu, and a product of %hu\n",
1055 dev_info.rx_desc_lim.nb_max,
1056 dev_info.rx_desc_lim.nb_min,
1057 dev_info.rx_desc_lim.nb_align);
1061 rxq = dev->data->rx_queues;
1062 if (rxq[rx_queue_id]) {
1063 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_release,
1065 (*dev->dev_ops->rx_queue_release)(rxq[rx_queue_id]);
1066 rxq[rx_queue_id] = NULL;
1069 if (rx_conf == NULL)
1070 rx_conf = &dev_info.default_rxconf;
1072 ret = (*dev->dev_ops->rx_queue_setup)(dev, rx_queue_id, nb_rx_desc,
1073 socket_id, rx_conf, mp);
1075 if (!dev->data->min_rx_buf_size ||
1076 dev->data->min_rx_buf_size > mbp_buf_size)
1077 dev->data->min_rx_buf_size = mbp_buf_size;
1084 rte_eth_tx_queue_setup(uint8_t port_id, uint16_t tx_queue_id,
1085 uint16_t nb_tx_desc, unsigned int socket_id,
1086 const struct rte_eth_txconf *tx_conf)
1088 struct rte_eth_dev *dev;
1089 struct rte_eth_dev_info dev_info;
1092 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1094 dev = &rte_eth_devices[port_id];
1095 if (tx_queue_id >= dev->data->nb_tx_queues) {
1096 RTE_PMD_DEBUG_TRACE("Invalid TX queue_id=%d\n", tx_queue_id);
1100 if (dev->data->dev_started) {
1101 RTE_PMD_DEBUG_TRACE(
1102 "port %d must be stopped to allow configuration\n", port_id);
1106 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_infos_get, -ENOTSUP);
1107 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->tx_queue_setup, -ENOTSUP);
1109 rte_eth_dev_info_get(port_id, &dev_info);
1111 if (nb_tx_desc > dev_info.tx_desc_lim.nb_max ||
1112 nb_tx_desc < dev_info.tx_desc_lim.nb_min ||
1113 nb_tx_desc % dev_info.tx_desc_lim.nb_align != 0) {
1114 RTE_PMD_DEBUG_TRACE("Invalid value for nb_tx_desc(=%hu), "
1115 "should be: <= %hu, = %hu, and a product of %hu\n",
1117 dev_info.tx_desc_lim.nb_max,
1118 dev_info.tx_desc_lim.nb_min,
1119 dev_info.tx_desc_lim.nb_align);
1123 txq = dev->data->tx_queues;
1124 if (txq[tx_queue_id]) {
1125 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->tx_queue_release,
1127 (*dev->dev_ops->tx_queue_release)(txq[tx_queue_id]);
1128 txq[tx_queue_id] = NULL;
1131 if (tx_conf == NULL)
1132 tx_conf = &dev_info.default_txconf;
1134 return (*dev->dev_ops->tx_queue_setup)(dev, tx_queue_id, nb_tx_desc,
1135 socket_id, tx_conf);
1139 rte_eth_tx_buffer_drop_callback(struct rte_mbuf **pkts, uint16_t unsent,
1140 void *userdata __rte_unused)
1144 for (i = 0; i < unsent; i++)
1145 rte_pktmbuf_free(pkts[i]);
1149 rte_eth_tx_buffer_count_callback(struct rte_mbuf **pkts, uint16_t unsent,
1152 uint64_t *count = userdata;
1155 for (i = 0; i < unsent; i++)
1156 rte_pktmbuf_free(pkts[i]);
1162 rte_eth_tx_buffer_set_err_callback(struct rte_eth_dev_tx_buffer *buffer,
1163 buffer_tx_error_fn cbfn, void *userdata)
1165 buffer->error_callback = cbfn;
1166 buffer->error_userdata = userdata;
1171 rte_eth_tx_buffer_init(struct rte_eth_dev_tx_buffer *buffer, uint16_t size)
1178 buffer->size = size;
1179 if (buffer->error_callback == NULL) {
1180 ret = rte_eth_tx_buffer_set_err_callback(
1181 buffer, rte_eth_tx_buffer_drop_callback, NULL);
1188 rte_eth_tx_done_cleanup(uint8_t port_id, uint16_t queue_id, uint32_t free_cnt)
1190 struct rte_eth_dev *dev = &rte_eth_devices[port_id];
1192 /* Validate Input Data. Bail if not valid or not supported. */
1193 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1194 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->tx_done_cleanup, -ENOTSUP);
1196 /* Call driver to free pending mbufs. */
1197 return (*dev->dev_ops->tx_done_cleanup)(dev->data->tx_queues[queue_id],
1202 rte_eth_promiscuous_enable(uint8_t port_id)
1204 struct rte_eth_dev *dev;
1206 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1207 dev = &rte_eth_devices[port_id];
1209 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->promiscuous_enable);
1210 (*dev->dev_ops->promiscuous_enable)(dev);
1211 dev->data->promiscuous = 1;
1215 rte_eth_promiscuous_disable(uint8_t port_id)
1217 struct rte_eth_dev *dev;
1219 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1220 dev = &rte_eth_devices[port_id];
1222 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->promiscuous_disable);
1223 dev->data->promiscuous = 0;
1224 (*dev->dev_ops->promiscuous_disable)(dev);
1228 rte_eth_promiscuous_get(uint8_t port_id)
1230 struct rte_eth_dev *dev;
1232 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1234 dev = &rte_eth_devices[port_id];
1235 return dev->data->promiscuous;
1239 rte_eth_allmulticast_enable(uint8_t port_id)
1241 struct rte_eth_dev *dev;
1243 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1244 dev = &rte_eth_devices[port_id];
1246 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->allmulticast_enable);
1247 (*dev->dev_ops->allmulticast_enable)(dev);
1248 dev->data->all_multicast = 1;
1252 rte_eth_allmulticast_disable(uint8_t port_id)
1254 struct rte_eth_dev *dev;
1256 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1257 dev = &rte_eth_devices[port_id];
1259 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->allmulticast_disable);
1260 dev->data->all_multicast = 0;
1261 (*dev->dev_ops->allmulticast_disable)(dev);
1265 rte_eth_allmulticast_get(uint8_t port_id)
1267 struct rte_eth_dev *dev;
1269 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1271 dev = &rte_eth_devices[port_id];
1272 return dev->data->all_multicast;
1276 rte_eth_dev_atomic_read_link_status(struct rte_eth_dev *dev,
1277 struct rte_eth_link *link)
1279 struct rte_eth_link *dst = link;
1280 struct rte_eth_link *src = &(dev->data->dev_link);
1282 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
1283 *(uint64_t *)src) == 0)
1290 rte_eth_link_get(uint8_t port_id, struct rte_eth_link *eth_link)
1292 struct rte_eth_dev *dev;
1294 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1295 dev = &rte_eth_devices[port_id];
1297 if (dev->data->dev_conf.intr_conf.lsc != 0)
1298 rte_eth_dev_atomic_read_link_status(dev, eth_link);
1300 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->link_update);
1301 (*dev->dev_ops->link_update)(dev, 1);
1302 *eth_link = dev->data->dev_link;
1307 rte_eth_link_get_nowait(uint8_t port_id, struct rte_eth_link *eth_link)
1309 struct rte_eth_dev *dev;
1311 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1312 dev = &rte_eth_devices[port_id];
1314 if (dev->data->dev_conf.intr_conf.lsc != 0)
1315 rte_eth_dev_atomic_read_link_status(dev, eth_link);
1317 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->link_update);
1318 (*dev->dev_ops->link_update)(dev, 0);
1319 *eth_link = dev->data->dev_link;
1324 rte_eth_stats_get(uint8_t port_id, struct rte_eth_stats *stats)
1326 struct rte_eth_dev *dev;
1328 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1330 dev = &rte_eth_devices[port_id];
1331 memset(stats, 0, sizeof(*stats));
1333 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->stats_get, -ENOTSUP);
1334 stats->rx_nombuf = dev->data->rx_mbuf_alloc_failed;
1335 (*dev->dev_ops->stats_get)(dev, stats);
1340 rte_eth_stats_reset(uint8_t port_id)
1342 struct rte_eth_dev *dev;
1344 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1345 dev = &rte_eth_devices[port_id];
1347 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->stats_reset);
1348 (*dev->dev_ops->stats_reset)(dev);
1349 dev->data->rx_mbuf_alloc_failed = 0;
1353 get_xstats_count(uint8_t port_id)
1355 struct rte_eth_dev *dev;
1358 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1359 dev = &rte_eth_devices[port_id];
1360 if (dev->dev_ops->xstats_get_names_by_ids != NULL) {
1361 count = (*dev->dev_ops->xstats_get_names_by_ids)(dev, NULL,
1366 if (dev->dev_ops->xstats_get_names != NULL) {
1367 count = (*dev->dev_ops->xstats_get_names)(dev, NULL, 0);
1373 count += RTE_NB_STATS;
1374 count += RTE_MIN(dev->data->nb_rx_queues, RTE_ETHDEV_QUEUE_STAT_CNTRS) *
1376 count += RTE_MIN(dev->data->nb_tx_queues, RTE_ETHDEV_QUEUE_STAT_CNTRS) *
1382 rte_eth_xstats_get_names_v1607(uint8_t port_id,
1383 struct rte_eth_xstat_name *xstats_names,
1386 return rte_eth_xstats_get_names(port_id, xstats_names, size, NULL);
1388 VERSION_SYMBOL(rte_eth_xstats_get_names, _v1607, 16.07);
1391 rte_eth_xstats_get_names_v1705(uint8_t port_id,
1392 struct rte_eth_xstat_name *xstats_names, unsigned int size,
1395 /* Get all xstats */
1397 struct rte_eth_dev *dev;
1398 int cnt_used_entries;
1399 int cnt_expected_entries;
1400 int cnt_driver_entries;
1401 uint32_t idx, id_queue;
1404 cnt_expected_entries = get_xstats_count(port_id);
1405 if (xstats_names == NULL || cnt_expected_entries < 0 ||
1406 (int)size < cnt_expected_entries)
1407 return cnt_expected_entries;
1409 /* port_id checked in get_xstats_count() */
1410 dev = &rte_eth_devices[port_id];
1411 cnt_used_entries = 0;
1413 for (idx = 0; idx < RTE_NB_STATS; idx++) {
1414 snprintf(xstats_names[cnt_used_entries].name,
1415 sizeof(xstats_names[0].name),
1416 "%s", rte_stats_strings[idx].name);
1419 num_q = RTE_MIN(dev->data->nb_rx_queues,
1420 RTE_ETHDEV_QUEUE_STAT_CNTRS);
1421 for (id_queue = 0; id_queue < num_q; id_queue++) {
1422 for (idx = 0; idx < RTE_NB_RXQ_STATS; idx++) {
1423 snprintf(xstats_names[cnt_used_entries].name,
1424 sizeof(xstats_names[0].name),
1427 rte_rxq_stats_strings[idx].name);
1432 num_q = RTE_MIN(dev->data->nb_tx_queues,
1433 RTE_ETHDEV_QUEUE_STAT_CNTRS);
1434 for (id_queue = 0; id_queue < num_q; id_queue++) {
1435 for (idx = 0; idx < RTE_NB_TXQ_STATS; idx++) {
1436 snprintf(xstats_names[cnt_used_entries].name,
1437 sizeof(xstats_names[0].name),
1440 rte_txq_stats_strings[idx].name);
1445 if (dev->dev_ops->xstats_get_names_by_ids != NULL) {
1446 /* If there are any driver-specific xstats, append them
1449 cnt_driver_entries =
1450 (*dev->dev_ops->xstats_get_names_by_ids)(
1452 xstats_names + cnt_used_entries,
1454 size - cnt_used_entries);
1455 if (cnt_driver_entries < 0)
1456 return cnt_driver_entries;
1457 cnt_used_entries += cnt_driver_entries;
1459 } else if (dev->dev_ops->xstats_get_names != NULL) {
1460 /* If there are any driver-specific xstats, append them
1463 cnt_driver_entries = (*dev->dev_ops->xstats_get_names)(
1465 xstats_names + cnt_used_entries,
1466 size - cnt_used_entries);
1467 if (cnt_driver_entries < 0)
1468 return cnt_driver_entries;
1469 cnt_used_entries += cnt_driver_entries;
1472 return cnt_used_entries;
1474 /* Get only xstats given by IDS */
1477 struct rte_eth_xstat_name *xstats_names_copy;
1479 len = rte_eth_xstats_get_names_v1705(port_id, NULL, 0, NULL);
1482 malloc(sizeof(struct rte_eth_xstat_name) * len);
1483 if (!xstats_names_copy) {
1484 RTE_PMD_DEBUG_TRACE(
1485 "ERROR: can't allocate memory for values_copy\n");
1486 free(xstats_names_copy);
1490 rte_eth_xstats_get_names_v1705(port_id, xstats_names_copy,
1493 for (i = 0; i < size; i++) {
1494 if (ids[i] >= len) {
1495 RTE_PMD_DEBUG_TRACE(
1496 "ERROR: id value isn't valid\n");
1499 strcpy(xstats_names[i].name,
1500 xstats_names_copy[ids[i]].name);
1502 free(xstats_names_copy);
1506 BIND_DEFAULT_SYMBOL(rte_eth_xstats_get_names, _v1705, 17.05);
1508 MAP_STATIC_SYMBOL(int
1509 rte_eth_xstats_get_names(uint8_t port_id,
1510 struct rte_eth_xstat_name *xstats_names,
1512 uint64_t *ids), rte_eth_xstats_get_names_v1705);
1514 /* retrieve ethdev extended statistics */
1516 rte_eth_xstats_get_v22(uint8_t port_id, struct rte_eth_xstat *xstats,
1519 uint64_t *values_copy;
1522 values_copy = malloc(sizeof(values_copy) * n);
1524 RTE_PMD_DEBUG_TRACE(
1525 "ERROR: Cannot allocate memory for xstats\n");
1528 size = rte_eth_xstats_get(port_id, 0, values_copy, n);
1530 for (i = 0; i < n; i++) {
1532 xstats[i].value = values_copy[i];
1537 VERSION_SYMBOL(rte_eth_xstats_get, _v22, 2.2);
1539 /* retrieve ethdev extended statistics */
1541 rte_eth_xstats_get_v1705(uint8_t port_id, uint64_t *ids, uint64_t *values,
1544 /* If need all xstats */
1546 struct rte_eth_stats eth_stats;
1547 struct rte_eth_dev *dev;
1548 unsigned int count = 0, i, q;
1549 signed int xcount = 0;
1550 uint64_t val, *stats_ptr;
1551 uint16_t nb_rxqs, nb_txqs;
1553 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1554 dev = &rte_eth_devices[port_id];
1556 nb_rxqs = RTE_MIN(dev->data->nb_rx_queues,
1557 RTE_ETHDEV_QUEUE_STAT_CNTRS);
1558 nb_txqs = RTE_MIN(dev->data->nb_tx_queues,
1559 RTE_ETHDEV_QUEUE_STAT_CNTRS);
1561 /* Return generic statistics */
1562 count = RTE_NB_STATS + (nb_rxqs * RTE_NB_RXQ_STATS) +
1563 (nb_txqs * RTE_NB_TXQ_STATS);
1566 /* implemented by the driver */
1567 if (dev->dev_ops->xstats_get_by_ids != NULL) {
1568 /* Retrieve the xstats from the driver at the end of the
1569 * xstats struct. Retrieve all xstats.
1571 xcount = (*dev->dev_ops->xstats_get_by_ids)(dev,
1573 values ? values + count : NULL,
1574 (n > count) ? n - count : 0);
1578 /* implemented by the driver */
1579 } else if (dev->dev_ops->xstats_get != NULL) {
1580 /* Retrieve the xstats from the driver at the end of the
1581 * xstats struct. Retrieve all xstats.
1582 * Compatibility for PMD without xstats_get_by_ids
1584 unsigned int size = (n > count) ? n - count : 1;
1585 struct rte_eth_xstat xstats[size];
1587 xcount = (*dev->dev_ops->xstats_get)(dev,
1588 values ? xstats : NULL, size);
1594 for (i = 0 ; i < (unsigned int)xcount; i++)
1595 values[i + count] = xstats[i].value;
1598 if (n < count + xcount || values == NULL)
1599 return count + xcount;
1601 /* now fill the xstats structure */
1603 rte_eth_stats_get(port_id, ð_stats);
1606 for (i = 0; i < RTE_NB_STATS; i++) {
1607 stats_ptr = RTE_PTR_ADD(ð_stats,
1608 rte_stats_strings[i].offset);
1610 values[count++] = val;
1614 for (q = 0; q < nb_rxqs; q++) {
1615 for (i = 0; i < RTE_NB_RXQ_STATS; i++) {
1616 stats_ptr = RTE_PTR_ADD(ð_stats,
1617 rte_rxq_stats_strings[i].offset +
1618 q * sizeof(uint64_t));
1620 values[count++] = val;
1625 for (q = 0; q < nb_txqs; q++) {
1626 for (i = 0; i < RTE_NB_TXQ_STATS; i++) {
1627 stats_ptr = RTE_PTR_ADD(ð_stats,
1628 rte_txq_stats_strings[i].offset +
1629 q * sizeof(uint64_t));
1631 values[count++] = val;
1635 return count + xcount;
1637 /* Need only xstats given by IDS array */
1640 uint64_t *values_copy;
1642 size = rte_eth_xstats_get_v1705(port_id, NULL, NULL, 0);
1644 values_copy = malloc(sizeof(values_copy) * size);
1646 RTE_PMD_DEBUG_TRACE(
1647 "ERROR: can't allocate memory for values_copy\n");
1651 rte_eth_xstats_get_v1705(port_id, NULL, values_copy, size);
1653 for (i = 0; i < n; i++) {
1654 if (ids[i] >= size) {
1655 RTE_PMD_DEBUG_TRACE(
1656 "ERROR: id value isn't valid\n");
1659 values[i] = values_copy[ids[i]];
1665 BIND_DEFAULT_SYMBOL(rte_eth_xstats_get, _v1705, 17.05);
1667 MAP_STATIC_SYMBOL(int
1668 rte_eth_xstats_get(uint8_t port_id, uint64_t *ids,
1669 uint64_t *values, unsigned int n), rte_eth_xstats_get_v1705);
1672 rte_eth_xstats_get_all(uint8_t port_id, struct rte_eth_xstat *xstats,
1675 uint64_t *values_copy;
1678 values_copy = malloc(sizeof(values_copy) * n);
1680 RTE_PMD_DEBUG_TRACE(
1681 "ERROR: Cannot allocate memory for xstats\n");
1684 size = rte_eth_xstats_get(port_id, 0, values_copy, n);
1686 for (i = 0; i < n; i++) {
1688 xstats[i].value = values_copy[i];
1695 rte_eth_xstats_get_names_all(uint8_t port_id,
1696 struct rte_eth_xstat_name *xstats_names, unsigned int n)
1698 return rte_eth_xstats_get_names(port_id, xstats_names, n, NULL);
1701 /* reset ethdev extended statistics */
1703 rte_eth_xstats_reset(uint8_t port_id)
1705 struct rte_eth_dev *dev;
1707 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1708 dev = &rte_eth_devices[port_id];
1710 /* implemented by the driver */
1711 if (dev->dev_ops->xstats_reset != NULL) {
1712 (*dev->dev_ops->xstats_reset)(dev);
1716 /* fallback to default */
1717 rte_eth_stats_reset(port_id);
1721 set_queue_stats_mapping(uint8_t port_id, uint16_t queue_id, uint8_t stat_idx,
1724 struct rte_eth_dev *dev;
1726 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1728 dev = &rte_eth_devices[port_id];
1730 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->queue_stats_mapping_set, -ENOTSUP);
1731 return (*dev->dev_ops->queue_stats_mapping_set)
1732 (dev, queue_id, stat_idx, is_rx);
1737 rte_eth_dev_set_tx_queue_stats_mapping(uint8_t port_id, uint16_t tx_queue_id,
1740 return set_queue_stats_mapping(port_id, tx_queue_id, stat_idx,
1746 rte_eth_dev_set_rx_queue_stats_mapping(uint8_t port_id, uint16_t rx_queue_id,
1749 return set_queue_stats_mapping(port_id, rx_queue_id, stat_idx,
1754 rte_eth_dev_fw_version_get(uint8_t port_id, char *fw_version, size_t fw_size)
1756 struct rte_eth_dev *dev;
1758 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1759 dev = &rte_eth_devices[port_id];
1761 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->fw_version_get, -ENOTSUP);
1762 return (*dev->dev_ops->fw_version_get)(dev, fw_version, fw_size);
1766 rte_eth_dev_info_get(uint8_t port_id, struct rte_eth_dev_info *dev_info)
1768 struct rte_eth_dev *dev;
1769 const struct rte_eth_desc_lim lim = {
1770 .nb_max = UINT16_MAX,
1775 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1776 dev = &rte_eth_devices[port_id];
1778 memset(dev_info, 0, sizeof(struct rte_eth_dev_info));
1779 dev_info->rx_desc_lim = lim;
1780 dev_info->tx_desc_lim = lim;
1782 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->dev_infos_get);
1783 (*dev->dev_ops->dev_infos_get)(dev, dev_info);
1784 dev_info->driver_name = dev->data->drv_name;
1785 dev_info->nb_rx_queues = dev->data->nb_rx_queues;
1786 dev_info->nb_tx_queues = dev->data->nb_tx_queues;
1790 rte_eth_dev_get_supported_ptypes(uint8_t port_id, uint32_t ptype_mask,
1791 uint32_t *ptypes, int num)
1794 struct rte_eth_dev *dev;
1795 const uint32_t *all_ptypes;
1797 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1798 dev = &rte_eth_devices[port_id];
1799 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_supported_ptypes_get, 0);
1800 all_ptypes = (*dev->dev_ops->dev_supported_ptypes_get)(dev);
1805 for (i = 0, j = 0; all_ptypes[i] != RTE_PTYPE_UNKNOWN; ++i)
1806 if (all_ptypes[i] & ptype_mask) {
1808 ptypes[j] = all_ptypes[i];
1816 rte_eth_macaddr_get(uint8_t port_id, struct ether_addr *mac_addr)
1818 struct rte_eth_dev *dev;
1820 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1821 dev = &rte_eth_devices[port_id];
1822 ether_addr_copy(&dev->data->mac_addrs[0], mac_addr);
1827 rte_eth_dev_get_mtu(uint8_t port_id, uint16_t *mtu)
1829 struct rte_eth_dev *dev;
1831 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1833 dev = &rte_eth_devices[port_id];
1834 *mtu = dev->data->mtu;
1839 rte_eth_dev_set_mtu(uint8_t port_id, uint16_t mtu)
1842 struct rte_eth_dev *dev;
1844 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1845 dev = &rte_eth_devices[port_id];
1846 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->mtu_set, -ENOTSUP);
1848 ret = (*dev->dev_ops->mtu_set)(dev, mtu);
1850 dev->data->mtu = mtu;
1856 rte_eth_dev_vlan_filter(uint8_t port_id, uint16_t vlan_id, int on)
1858 struct rte_eth_dev *dev;
1860 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1861 dev = &rte_eth_devices[port_id];
1862 if (!(dev->data->dev_conf.rxmode.hw_vlan_filter)) {
1863 RTE_PMD_DEBUG_TRACE("port %d: vlan-filtering disabled\n", port_id);
1867 if (vlan_id > 4095) {
1868 RTE_PMD_DEBUG_TRACE("(port_id=%d) invalid vlan_id=%u > 4095\n",
1869 port_id, (unsigned) vlan_id);
1872 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->vlan_filter_set, -ENOTSUP);
1874 return (*dev->dev_ops->vlan_filter_set)(dev, vlan_id, on);
1878 rte_eth_dev_set_vlan_strip_on_queue(uint8_t port_id, uint16_t rx_queue_id, int on)
1880 struct rte_eth_dev *dev;
1882 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1883 dev = &rte_eth_devices[port_id];
1884 if (rx_queue_id >= dev->data->nb_rx_queues) {
1885 RTE_PMD_DEBUG_TRACE("Invalid rx_queue_id=%d\n", port_id);
1889 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->vlan_strip_queue_set, -ENOTSUP);
1890 (*dev->dev_ops->vlan_strip_queue_set)(dev, rx_queue_id, on);
1896 rte_eth_dev_set_vlan_ether_type(uint8_t port_id,
1897 enum rte_vlan_type vlan_type,
1900 struct rte_eth_dev *dev;
1902 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1903 dev = &rte_eth_devices[port_id];
1904 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->vlan_tpid_set, -ENOTSUP);
1906 return (*dev->dev_ops->vlan_tpid_set)(dev, vlan_type, tpid);
1910 rte_eth_dev_set_vlan_offload(uint8_t port_id, int offload_mask)
1912 struct rte_eth_dev *dev;
1917 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1918 dev = &rte_eth_devices[port_id];
1920 /*check which option changed by application*/
1921 cur = !!(offload_mask & ETH_VLAN_STRIP_OFFLOAD);
1922 org = !!(dev->data->dev_conf.rxmode.hw_vlan_strip);
1924 dev->data->dev_conf.rxmode.hw_vlan_strip = (uint8_t)cur;
1925 mask |= ETH_VLAN_STRIP_MASK;
1928 cur = !!(offload_mask & ETH_VLAN_FILTER_OFFLOAD);
1929 org = !!(dev->data->dev_conf.rxmode.hw_vlan_filter);
1931 dev->data->dev_conf.rxmode.hw_vlan_filter = (uint8_t)cur;
1932 mask |= ETH_VLAN_FILTER_MASK;
1935 cur = !!(offload_mask & ETH_VLAN_EXTEND_OFFLOAD);
1936 org = !!(dev->data->dev_conf.rxmode.hw_vlan_extend);
1938 dev->data->dev_conf.rxmode.hw_vlan_extend = (uint8_t)cur;
1939 mask |= ETH_VLAN_EXTEND_MASK;
1946 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->vlan_offload_set, -ENOTSUP);
1947 (*dev->dev_ops->vlan_offload_set)(dev, mask);
1953 rte_eth_dev_get_vlan_offload(uint8_t port_id)
1955 struct rte_eth_dev *dev;
1958 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1959 dev = &rte_eth_devices[port_id];
1961 if (dev->data->dev_conf.rxmode.hw_vlan_strip)
1962 ret |= ETH_VLAN_STRIP_OFFLOAD;
1964 if (dev->data->dev_conf.rxmode.hw_vlan_filter)
1965 ret |= ETH_VLAN_FILTER_OFFLOAD;
1967 if (dev->data->dev_conf.rxmode.hw_vlan_extend)
1968 ret |= ETH_VLAN_EXTEND_OFFLOAD;
1974 rte_eth_dev_set_vlan_pvid(uint8_t port_id, uint16_t pvid, int on)
1976 struct rte_eth_dev *dev;
1978 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1979 dev = &rte_eth_devices[port_id];
1980 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->vlan_pvid_set, -ENOTSUP);
1981 (*dev->dev_ops->vlan_pvid_set)(dev, pvid, on);
1987 rte_eth_dev_flow_ctrl_get(uint8_t port_id, struct rte_eth_fc_conf *fc_conf)
1989 struct rte_eth_dev *dev;
1991 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1992 dev = &rte_eth_devices[port_id];
1993 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->flow_ctrl_get, -ENOTSUP);
1994 memset(fc_conf, 0, sizeof(*fc_conf));
1995 return (*dev->dev_ops->flow_ctrl_get)(dev, fc_conf);
1999 rte_eth_dev_flow_ctrl_set(uint8_t port_id, struct rte_eth_fc_conf *fc_conf)
2001 struct rte_eth_dev *dev;
2003 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2004 if ((fc_conf->send_xon != 0) && (fc_conf->send_xon != 1)) {
2005 RTE_PMD_DEBUG_TRACE("Invalid send_xon, only 0/1 allowed\n");
2009 dev = &rte_eth_devices[port_id];
2010 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->flow_ctrl_set, -ENOTSUP);
2011 return (*dev->dev_ops->flow_ctrl_set)(dev, fc_conf);
2015 rte_eth_dev_priority_flow_ctrl_set(uint8_t port_id, struct rte_eth_pfc_conf *pfc_conf)
2017 struct rte_eth_dev *dev;
2019 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2020 if (pfc_conf->priority > (ETH_DCB_NUM_USER_PRIORITIES - 1)) {
2021 RTE_PMD_DEBUG_TRACE("Invalid priority, only 0-7 allowed\n");
2025 dev = &rte_eth_devices[port_id];
2026 /* High water, low water validation are device specific */
2027 if (*dev->dev_ops->priority_flow_ctrl_set)
2028 return (*dev->dev_ops->priority_flow_ctrl_set)(dev, pfc_conf);
2033 rte_eth_check_reta_mask(struct rte_eth_rss_reta_entry64 *reta_conf,
2041 num = (reta_size + RTE_RETA_GROUP_SIZE - 1) / RTE_RETA_GROUP_SIZE;
2042 for (i = 0; i < num; i++) {
2043 if (reta_conf[i].mask)
2051 rte_eth_check_reta_entry(struct rte_eth_rss_reta_entry64 *reta_conf,
2055 uint16_t i, idx, shift;
2061 RTE_PMD_DEBUG_TRACE("No receive queue is available\n");
2065 for (i = 0; i < reta_size; i++) {
2066 idx = i / RTE_RETA_GROUP_SIZE;
2067 shift = i % RTE_RETA_GROUP_SIZE;
2068 if ((reta_conf[idx].mask & (1ULL << shift)) &&
2069 (reta_conf[idx].reta[shift] >= max_rxq)) {
2070 RTE_PMD_DEBUG_TRACE("reta_conf[%u]->reta[%u]: %u exceeds "
2071 "the maximum rxq index: %u\n", idx, shift,
2072 reta_conf[idx].reta[shift], max_rxq);
2081 rte_eth_dev_rss_reta_update(uint8_t port_id,
2082 struct rte_eth_rss_reta_entry64 *reta_conf,
2085 struct rte_eth_dev *dev;
2088 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2089 /* Check mask bits */
2090 ret = rte_eth_check_reta_mask(reta_conf, reta_size);
2094 dev = &rte_eth_devices[port_id];
2096 /* Check entry value */
2097 ret = rte_eth_check_reta_entry(reta_conf, reta_size,
2098 dev->data->nb_rx_queues);
2102 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->reta_update, -ENOTSUP);
2103 return (*dev->dev_ops->reta_update)(dev, reta_conf, reta_size);
2107 rte_eth_dev_rss_reta_query(uint8_t port_id,
2108 struct rte_eth_rss_reta_entry64 *reta_conf,
2111 struct rte_eth_dev *dev;
2114 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2116 /* Check mask bits */
2117 ret = rte_eth_check_reta_mask(reta_conf, reta_size);
2121 dev = &rte_eth_devices[port_id];
2122 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->reta_query, -ENOTSUP);
2123 return (*dev->dev_ops->reta_query)(dev, reta_conf, reta_size);
2127 rte_eth_dev_rss_hash_update(uint8_t port_id, struct rte_eth_rss_conf *rss_conf)
2129 struct rte_eth_dev *dev;
2130 uint16_t rss_hash_protos;
2132 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2133 rss_hash_protos = rss_conf->rss_hf;
2134 if ((rss_hash_protos != 0) &&
2135 ((rss_hash_protos & ETH_RSS_PROTO_MASK) == 0)) {
2136 RTE_PMD_DEBUG_TRACE("Invalid rss_hash_protos=0x%x\n",
2140 dev = &rte_eth_devices[port_id];
2141 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rss_hash_update, -ENOTSUP);
2142 return (*dev->dev_ops->rss_hash_update)(dev, rss_conf);
2146 rte_eth_dev_rss_hash_conf_get(uint8_t port_id,
2147 struct rte_eth_rss_conf *rss_conf)
2149 struct rte_eth_dev *dev;
2151 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2152 dev = &rte_eth_devices[port_id];
2153 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rss_hash_conf_get, -ENOTSUP);
2154 return (*dev->dev_ops->rss_hash_conf_get)(dev, rss_conf);
2158 rte_eth_dev_udp_tunnel_port_add(uint8_t port_id,
2159 struct rte_eth_udp_tunnel *udp_tunnel)
2161 struct rte_eth_dev *dev;
2163 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2164 if (udp_tunnel == NULL) {
2165 RTE_PMD_DEBUG_TRACE("Invalid udp_tunnel parameter\n");
2169 if (udp_tunnel->prot_type >= RTE_TUNNEL_TYPE_MAX) {
2170 RTE_PMD_DEBUG_TRACE("Invalid tunnel type\n");
2174 dev = &rte_eth_devices[port_id];
2175 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->udp_tunnel_port_add, -ENOTSUP);
2176 return (*dev->dev_ops->udp_tunnel_port_add)(dev, udp_tunnel);
2180 rte_eth_dev_udp_tunnel_port_delete(uint8_t port_id,
2181 struct rte_eth_udp_tunnel *udp_tunnel)
2183 struct rte_eth_dev *dev;
2185 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2186 dev = &rte_eth_devices[port_id];
2188 if (udp_tunnel == NULL) {
2189 RTE_PMD_DEBUG_TRACE("Invalid udp_tunnel parameter\n");
2193 if (udp_tunnel->prot_type >= RTE_TUNNEL_TYPE_MAX) {
2194 RTE_PMD_DEBUG_TRACE("Invalid tunnel type\n");
2198 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->udp_tunnel_port_del, -ENOTSUP);
2199 return (*dev->dev_ops->udp_tunnel_port_del)(dev, udp_tunnel);
2203 rte_eth_led_on(uint8_t port_id)
2205 struct rte_eth_dev *dev;
2207 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2208 dev = &rte_eth_devices[port_id];
2209 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_led_on, -ENOTSUP);
2210 return (*dev->dev_ops->dev_led_on)(dev);
2214 rte_eth_led_off(uint8_t port_id)
2216 struct rte_eth_dev *dev;
2218 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2219 dev = &rte_eth_devices[port_id];
2220 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_led_off, -ENOTSUP);
2221 return (*dev->dev_ops->dev_led_off)(dev);
2225 * Returns index into MAC address array of addr. Use 00:00:00:00:00:00 to find
2229 get_mac_addr_index(uint8_t port_id, const struct ether_addr *addr)
2231 struct rte_eth_dev_info dev_info;
2232 struct rte_eth_dev *dev = &rte_eth_devices[port_id];
2235 rte_eth_dev_info_get(port_id, &dev_info);
2237 for (i = 0; i < dev_info.max_mac_addrs; i++)
2238 if (memcmp(addr, &dev->data->mac_addrs[i], ETHER_ADDR_LEN) == 0)
2244 static const struct ether_addr null_mac_addr;
2247 rte_eth_dev_mac_addr_add(uint8_t port_id, struct ether_addr *addr,
2250 struct rte_eth_dev *dev;
2254 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2255 dev = &rte_eth_devices[port_id];
2256 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->mac_addr_add, -ENOTSUP);
2258 if (is_zero_ether_addr(addr)) {
2259 RTE_PMD_DEBUG_TRACE("port %d: Cannot add NULL MAC address\n",
2263 if (pool >= ETH_64_POOLS) {
2264 RTE_PMD_DEBUG_TRACE("pool id must be 0-%d\n", ETH_64_POOLS - 1);
2268 index = get_mac_addr_index(port_id, addr);
2270 index = get_mac_addr_index(port_id, &null_mac_addr);
2272 RTE_PMD_DEBUG_TRACE("port %d: MAC address array full\n",
2277 pool_mask = dev->data->mac_pool_sel[index];
2279 /* Check if both MAC address and pool is already there, and do nothing */
2280 if (pool_mask & (1ULL << pool))
2285 (*dev->dev_ops->mac_addr_add)(dev, addr, index, pool);
2287 /* Update address in NIC data structure */
2288 ether_addr_copy(addr, &dev->data->mac_addrs[index]);
2290 /* Update pool bitmap in NIC data structure */
2291 dev->data->mac_pool_sel[index] |= (1ULL << pool);
2297 rte_eth_dev_mac_addr_remove(uint8_t port_id, struct ether_addr *addr)
2299 struct rte_eth_dev *dev;
2302 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2303 dev = &rte_eth_devices[port_id];
2304 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->mac_addr_remove, -ENOTSUP);
2306 index = get_mac_addr_index(port_id, addr);
2308 RTE_PMD_DEBUG_TRACE("port %d: Cannot remove default MAC address\n", port_id);
2310 } else if (index < 0)
2311 return 0; /* Do nothing if address wasn't found */
2314 (*dev->dev_ops->mac_addr_remove)(dev, index);
2316 /* Update address in NIC data structure */
2317 ether_addr_copy(&null_mac_addr, &dev->data->mac_addrs[index]);
2319 /* reset pool bitmap */
2320 dev->data->mac_pool_sel[index] = 0;
2326 rte_eth_dev_default_mac_addr_set(uint8_t port_id, struct ether_addr *addr)
2328 struct rte_eth_dev *dev;
2330 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2332 if (!is_valid_assigned_ether_addr(addr))
2335 dev = &rte_eth_devices[port_id];
2336 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->mac_addr_set, -ENOTSUP);
2338 /* Update default address in NIC data structure */
2339 ether_addr_copy(addr, &dev->data->mac_addrs[0]);
2341 (*dev->dev_ops->mac_addr_set)(dev, addr);
2348 * Returns index into MAC address array of addr. Use 00:00:00:00:00:00 to find
2352 get_hash_mac_addr_index(uint8_t port_id, const struct ether_addr *addr)
2354 struct rte_eth_dev_info dev_info;
2355 struct rte_eth_dev *dev = &rte_eth_devices[port_id];
2358 rte_eth_dev_info_get(port_id, &dev_info);
2359 if (!dev->data->hash_mac_addrs)
2362 for (i = 0; i < dev_info.max_hash_mac_addrs; i++)
2363 if (memcmp(addr, &dev->data->hash_mac_addrs[i],
2364 ETHER_ADDR_LEN) == 0)
2371 rte_eth_dev_uc_hash_table_set(uint8_t port_id, struct ether_addr *addr,
2376 struct rte_eth_dev *dev;
2378 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2380 dev = &rte_eth_devices[port_id];
2381 if (is_zero_ether_addr(addr)) {
2382 RTE_PMD_DEBUG_TRACE("port %d: Cannot add NULL MAC address\n",
2387 index = get_hash_mac_addr_index(port_id, addr);
2388 /* Check if it's already there, and do nothing */
2389 if ((index >= 0) && (on))
2394 RTE_PMD_DEBUG_TRACE("port %d: the MAC address was not "
2395 "set in UTA\n", port_id);
2399 index = get_hash_mac_addr_index(port_id, &null_mac_addr);
2401 RTE_PMD_DEBUG_TRACE("port %d: MAC address array full\n",
2407 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->uc_hash_table_set, -ENOTSUP);
2408 ret = (*dev->dev_ops->uc_hash_table_set)(dev, addr, on);
2410 /* Update address in NIC data structure */
2412 ether_addr_copy(addr,
2413 &dev->data->hash_mac_addrs[index]);
2415 ether_addr_copy(&null_mac_addr,
2416 &dev->data->hash_mac_addrs[index]);
2423 rte_eth_dev_uc_all_hash_table_set(uint8_t port_id, uint8_t on)
2425 struct rte_eth_dev *dev;
2427 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2429 dev = &rte_eth_devices[port_id];
2431 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->uc_all_hash_table_set, -ENOTSUP);
2432 return (*dev->dev_ops->uc_all_hash_table_set)(dev, on);
2435 int rte_eth_set_queue_rate_limit(uint8_t port_id, uint16_t queue_idx,
2438 struct rte_eth_dev *dev;
2439 struct rte_eth_dev_info dev_info;
2440 struct rte_eth_link link;
2442 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2444 dev = &rte_eth_devices[port_id];
2445 rte_eth_dev_info_get(port_id, &dev_info);
2446 link = dev->data->dev_link;
2448 if (queue_idx > dev_info.max_tx_queues) {
2449 RTE_PMD_DEBUG_TRACE("set queue rate limit:port %d: "
2450 "invalid queue id=%d\n", port_id, queue_idx);
2454 if (tx_rate > link.link_speed) {
2455 RTE_PMD_DEBUG_TRACE("set queue rate limit:invalid tx_rate=%d, "
2456 "bigger than link speed= %d\n",
2457 tx_rate, link.link_speed);
2461 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->set_queue_rate_limit, -ENOTSUP);
2462 return (*dev->dev_ops->set_queue_rate_limit)(dev, queue_idx, tx_rate);
2466 rte_eth_mirror_rule_set(uint8_t port_id,
2467 struct rte_eth_mirror_conf *mirror_conf,
2468 uint8_t rule_id, uint8_t on)
2470 struct rte_eth_dev *dev;
2472 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2473 if (mirror_conf->rule_type == 0) {
2474 RTE_PMD_DEBUG_TRACE("mirror rule type can not be 0.\n");
2478 if (mirror_conf->dst_pool >= ETH_64_POOLS) {
2479 RTE_PMD_DEBUG_TRACE("Invalid dst pool, pool id must be 0-%d\n",
2484 if ((mirror_conf->rule_type & (ETH_MIRROR_VIRTUAL_POOL_UP |
2485 ETH_MIRROR_VIRTUAL_POOL_DOWN)) &&
2486 (mirror_conf->pool_mask == 0)) {
2487 RTE_PMD_DEBUG_TRACE("Invalid mirror pool, pool mask can not be 0.\n");
2491 if ((mirror_conf->rule_type & ETH_MIRROR_VLAN) &&
2492 mirror_conf->vlan.vlan_mask == 0) {
2493 RTE_PMD_DEBUG_TRACE("Invalid vlan mask, vlan mask can not be 0.\n");
2497 dev = &rte_eth_devices[port_id];
2498 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->mirror_rule_set, -ENOTSUP);
2500 return (*dev->dev_ops->mirror_rule_set)(dev, mirror_conf, rule_id, on);
2504 rte_eth_mirror_rule_reset(uint8_t port_id, uint8_t rule_id)
2506 struct rte_eth_dev *dev;
2508 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2510 dev = &rte_eth_devices[port_id];
2511 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->mirror_rule_reset, -ENOTSUP);
2513 return (*dev->dev_ops->mirror_rule_reset)(dev, rule_id);
2517 rte_eth_dev_callback_register(uint8_t port_id,
2518 enum rte_eth_event_type event,
2519 rte_eth_dev_cb_fn cb_fn, void *cb_arg)
2521 struct rte_eth_dev *dev;
2522 struct rte_eth_dev_callback *user_cb;
2527 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
2529 dev = &rte_eth_devices[port_id];
2530 rte_spinlock_lock(&rte_eth_dev_cb_lock);
2532 TAILQ_FOREACH(user_cb, &(dev->link_intr_cbs), next) {
2533 if (user_cb->cb_fn == cb_fn &&
2534 user_cb->cb_arg == cb_arg &&
2535 user_cb->event == event) {
2540 /* create a new callback. */
2541 if (user_cb == NULL) {
2542 user_cb = rte_zmalloc("INTR_USER_CALLBACK",
2543 sizeof(struct rte_eth_dev_callback), 0);
2544 if (user_cb != NULL) {
2545 user_cb->cb_fn = cb_fn;
2546 user_cb->cb_arg = cb_arg;
2547 user_cb->event = event;
2548 TAILQ_INSERT_TAIL(&(dev->link_intr_cbs), user_cb, next);
2552 rte_spinlock_unlock(&rte_eth_dev_cb_lock);
2553 return (user_cb == NULL) ? -ENOMEM : 0;
2557 rte_eth_dev_callback_unregister(uint8_t port_id,
2558 enum rte_eth_event_type event,
2559 rte_eth_dev_cb_fn cb_fn, void *cb_arg)
2562 struct rte_eth_dev *dev;
2563 struct rte_eth_dev_callback *cb, *next;
2568 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
2570 dev = &rte_eth_devices[port_id];
2571 rte_spinlock_lock(&rte_eth_dev_cb_lock);
2574 for (cb = TAILQ_FIRST(&dev->link_intr_cbs); cb != NULL; cb = next) {
2576 next = TAILQ_NEXT(cb, next);
2578 if (cb->cb_fn != cb_fn || cb->event != event ||
2579 (cb->cb_arg != (void *)-1 &&
2580 cb->cb_arg != cb_arg))
2584 * if this callback is not executing right now,
2587 if (cb->active == 0) {
2588 TAILQ_REMOVE(&(dev->link_intr_cbs), cb, next);
2595 rte_spinlock_unlock(&rte_eth_dev_cb_lock);
2600 _rte_eth_dev_callback_process(struct rte_eth_dev *dev,
2601 enum rte_eth_event_type event, void *cb_arg)
2603 struct rte_eth_dev_callback *cb_lst;
2604 struct rte_eth_dev_callback dev_cb;
2606 rte_spinlock_lock(&rte_eth_dev_cb_lock);
2607 TAILQ_FOREACH(cb_lst, &(dev->link_intr_cbs), next) {
2608 if (cb_lst->cb_fn == NULL || cb_lst->event != event)
2613 dev_cb.cb_arg = cb_arg;
2615 rte_spinlock_unlock(&rte_eth_dev_cb_lock);
2616 dev_cb.cb_fn(dev->data->port_id, dev_cb.event,
2618 rte_spinlock_lock(&rte_eth_dev_cb_lock);
2621 rte_spinlock_unlock(&rte_eth_dev_cb_lock);
2625 rte_eth_dev_rx_intr_ctl(uint8_t port_id, int epfd, int op, void *data)
2628 struct rte_eth_dev *dev;
2629 struct rte_intr_handle *intr_handle;
2633 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2635 dev = &rte_eth_devices[port_id];
2637 if (!dev->intr_handle) {
2638 RTE_PMD_DEBUG_TRACE("RX Intr handle unset\n");
2642 intr_handle = dev->intr_handle;
2643 if (!intr_handle->intr_vec) {
2644 RTE_PMD_DEBUG_TRACE("RX Intr vector unset\n");
2648 for (qid = 0; qid < dev->data->nb_rx_queues; qid++) {
2649 vec = intr_handle->intr_vec[qid];
2650 rc = rte_intr_rx_ctl(intr_handle, epfd, op, vec, data);
2651 if (rc && rc != -EEXIST) {
2652 RTE_PMD_DEBUG_TRACE("p %u q %u rx ctl error"
2653 " op %d epfd %d vec %u\n",
2654 port_id, qid, op, epfd, vec);
2661 const struct rte_memzone *
2662 rte_eth_dma_zone_reserve(const struct rte_eth_dev *dev, const char *ring_name,
2663 uint16_t queue_id, size_t size, unsigned align,
2666 char z_name[RTE_MEMZONE_NAMESIZE];
2667 const struct rte_memzone *mz;
2669 snprintf(z_name, sizeof(z_name), "%s_%s_%d_%d",
2670 dev->data->drv_name, ring_name,
2671 dev->data->port_id, queue_id);
2673 mz = rte_memzone_lookup(z_name);
2677 if (rte_xen_dom0_supported())
2678 return rte_memzone_reserve_bounded(z_name, size, socket_id,
2679 0, align, RTE_PGSIZE_2M);
2681 return rte_memzone_reserve_aligned(z_name, size, socket_id,
2686 rte_eth_dev_rx_intr_ctl_q(uint8_t port_id, uint16_t queue_id,
2687 int epfd, int op, void *data)
2690 struct rte_eth_dev *dev;
2691 struct rte_intr_handle *intr_handle;
2694 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2696 dev = &rte_eth_devices[port_id];
2697 if (queue_id >= dev->data->nb_rx_queues) {
2698 RTE_PMD_DEBUG_TRACE("Invalid RX queue_id=%u\n", queue_id);
2702 if (!dev->intr_handle) {
2703 RTE_PMD_DEBUG_TRACE("RX Intr handle unset\n");
2707 intr_handle = dev->intr_handle;
2708 if (!intr_handle->intr_vec) {
2709 RTE_PMD_DEBUG_TRACE("RX Intr vector unset\n");
2713 vec = intr_handle->intr_vec[queue_id];
2714 rc = rte_intr_rx_ctl(intr_handle, epfd, op, vec, data);
2715 if (rc && rc != -EEXIST) {
2716 RTE_PMD_DEBUG_TRACE("p %u q %u rx ctl error"
2717 " op %d epfd %d vec %u\n",
2718 port_id, queue_id, op, epfd, vec);
2726 rte_eth_dev_rx_intr_enable(uint8_t port_id,
2729 struct rte_eth_dev *dev;
2731 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2733 dev = &rte_eth_devices[port_id];
2735 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_intr_enable, -ENOTSUP);
2736 return (*dev->dev_ops->rx_queue_intr_enable)(dev, queue_id);
2740 rte_eth_dev_rx_intr_disable(uint8_t port_id,
2743 struct rte_eth_dev *dev;
2745 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2747 dev = &rte_eth_devices[port_id];
2749 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_intr_disable, -ENOTSUP);
2750 return (*dev->dev_ops->rx_queue_intr_disable)(dev, queue_id);
2753 #ifdef RTE_NIC_BYPASS
2754 int rte_eth_dev_bypass_init(uint8_t port_id)
2756 struct rte_eth_dev *dev;
2758 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2760 dev = &rte_eth_devices[port_id];
2761 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_init, -ENOTSUP);
2762 (*dev->dev_ops->bypass_init)(dev);
2767 rte_eth_dev_bypass_state_show(uint8_t port_id, uint32_t *state)
2769 struct rte_eth_dev *dev;
2771 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2773 dev = &rte_eth_devices[port_id];
2774 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_state_show, -ENOTSUP);
2775 (*dev->dev_ops->bypass_state_show)(dev, state);
2780 rte_eth_dev_bypass_state_set(uint8_t port_id, uint32_t *new_state)
2782 struct rte_eth_dev *dev;
2784 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2786 dev = &rte_eth_devices[port_id];
2787 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_state_set, -ENOTSUP);
2788 (*dev->dev_ops->bypass_state_set)(dev, new_state);
2793 rte_eth_dev_bypass_event_show(uint8_t port_id, uint32_t event, uint32_t *state)
2795 struct rte_eth_dev *dev;
2797 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2799 dev = &rte_eth_devices[port_id];
2800 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_state_show, -ENOTSUP);
2801 (*dev->dev_ops->bypass_event_show)(dev, event, state);
2806 rte_eth_dev_bypass_event_store(uint8_t port_id, uint32_t event, uint32_t state)
2808 struct rte_eth_dev *dev;
2810 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2812 dev = &rte_eth_devices[port_id];
2814 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_event_set, -ENOTSUP);
2815 (*dev->dev_ops->bypass_event_set)(dev, event, state);
2820 rte_eth_dev_wd_timeout_store(uint8_t port_id, uint32_t timeout)
2822 struct rte_eth_dev *dev;
2824 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2826 dev = &rte_eth_devices[port_id];
2828 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_wd_timeout_set, -ENOTSUP);
2829 (*dev->dev_ops->bypass_wd_timeout_set)(dev, timeout);
2834 rte_eth_dev_bypass_ver_show(uint8_t port_id, uint32_t *ver)
2836 struct rte_eth_dev *dev;
2838 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2840 dev = &rte_eth_devices[port_id];
2842 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_ver_show, -ENOTSUP);
2843 (*dev->dev_ops->bypass_ver_show)(dev, ver);
2848 rte_eth_dev_bypass_wd_timeout_show(uint8_t port_id, uint32_t *wd_timeout)
2850 struct rte_eth_dev *dev;
2852 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2854 dev = &rte_eth_devices[port_id];
2856 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_wd_timeout_show, -ENOTSUP);
2857 (*dev->dev_ops->bypass_wd_timeout_show)(dev, wd_timeout);
2862 rte_eth_dev_bypass_wd_reset(uint8_t port_id)
2864 struct rte_eth_dev *dev;
2866 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2868 dev = &rte_eth_devices[port_id];
2870 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_wd_reset, -ENOTSUP);
2871 (*dev->dev_ops->bypass_wd_reset)(dev);
2877 rte_eth_dev_filter_supported(uint8_t port_id, enum rte_filter_type filter_type)
2879 struct rte_eth_dev *dev;
2881 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2883 dev = &rte_eth_devices[port_id];
2884 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->filter_ctrl, -ENOTSUP);
2885 return (*dev->dev_ops->filter_ctrl)(dev, filter_type,
2886 RTE_ETH_FILTER_NOP, NULL);
2890 rte_eth_dev_filter_ctrl(uint8_t port_id, enum rte_filter_type filter_type,
2891 enum rte_filter_op filter_op, void *arg)
2893 struct rte_eth_dev *dev;
2895 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2897 dev = &rte_eth_devices[port_id];
2898 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->filter_ctrl, -ENOTSUP);
2899 return (*dev->dev_ops->filter_ctrl)(dev, filter_type, filter_op, arg);
2903 rte_eth_add_rx_callback(uint8_t port_id, uint16_t queue_id,
2904 rte_rx_callback_fn fn, void *user_param)
2906 #ifndef RTE_ETHDEV_RXTX_CALLBACKS
2907 rte_errno = ENOTSUP;
2910 /* check input parameters */
2911 if (!rte_eth_dev_is_valid_port(port_id) || fn == NULL ||
2912 queue_id >= rte_eth_devices[port_id].data->nb_rx_queues) {
2916 struct rte_eth_rxtx_callback *cb = rte_zmalloc(NULL, sizeof(*cb), 0);
2924 cb->param = user_param;
2926 rte_spinlock_lock(&rte_eth_rx_cb_lock);
2927 /* Add the callbacks in fifo order. */
2928 struct rte_eth_rxtx_callback *tail =
2929 rte_eth_devices[port_id].post_rx_burst_cbs[queue_id];
2932 rte_eth_devices[port_id].post_rx_burst_cbs[queue_id] = cb;
2939 rte_spinlock_unlock(&rte_eth_rx_cb_lock);
2945 rte_eth_add_first_rx_callback(uint8_t port_id, uint16_t queue_id,
2946 rte_rx_callback_fn fn, void *user_param)
2948 #ifndef RTE_ETHDEV_RXTX_CALLBACKS
2949 rte_errno = ENOTSUP;
2952 /* check input parameters */
2953 if (!rte_eth_dev_is_valid_port(port_id) || fn == NULL ||
2954 queue_id >= rte_eth_devices[port_id].data->nb_rx_queues) {
2959 struct rte_eth_rxtx_callback *cb = rte_zmalloc(NULL, sizeof(*cb), 0);
2967 cb->param = user_param;
2969 rte_spinlock_lock(&rte_eth_rx_cb_lock);
2970 /* Add the callbacks at fisrt position*/
2971 cb->next = rte_eth_devices[port_id].post_rx_burst_cbs[queue_id];
2973 rte_eth_devices[port_id].post_rx_burst_cbs[queue_id] = cb;
2974 rte_spinlock_unlock(&rte_eth_rx_cb_lock);
2980 rte_eth_add_tx_callback(uint8_t port_id, uint16_t queue_id,
2981 rte_tx_callback_fn fn, void *user_param)
2983 #ifndef RTE_ETHDEV_RXTX_CALLBACKS
2984 rte_errno = ENOTSUP;
2987 /* check input parameters */
2988 if (!rte_eth_dev_is_valid_port(port_id) || fn == NULL ||
2989 queue_id >= rte_eth_devices[port_id].data->nb_tx_queues) {
2994 struct rte_eth_rxtx_callback *cb = rte_zmalloc(NULL, sizeof(*cb), 0);
3002 cb->param = user_param;
3004 rte_spinlock_lock(&rte_eth_tx_cb_lock);
3005 /* Add the callbacks in fifo order. */
3006 struct rte_eth_rxtx_callback *tail =
3007 rte_eth_devices[port_id].pre_tx_burst_cbs[queue_id];
3010 rte_eth_devices[port_id].pre_tx_burst_cbs[queue_id] = cb;
3017 rte_spinlock_unlock(&rte_eth_tx_cb_lock);
3023 rte_eth_remove_rx_callback(uint8_t port_id, uint16_t queue_id,
3024 struct rte_eth_rxtx_callback *user_cb)
3026 #ifndef RTE_ETHDEV_RXTX_CALLBACKS
3029 /* Check input parameters. */
3030 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
3031 if (user_cb == NULL ||
3032 queue_id >= rte_eth_devices[port_id].data->nb_rx_queues)
3035 struct rte_eth_dev *dev = &rte_eth_devices[port_id];
3036 struct rte_eth_rxtx_callback *cb;
3037 struct rte_eth_rxtx_callback **prev_cb;
3040 rte_spinlock_lock(&rte_eth_rx_cb_lock);
3041 prev_cb = &dev->post_rx_burst_cbs[queue_id];
3042 for (; *prev_cb != NULL; prev_cb = &cb->next) {
3044 if (cb == user_cb) {
3045 /* Remove the user cb from the callback list. */
3046 *prev_cb = cb->next;
3051 rte_spinlock_unlock(&rte_eth_rx_cb_lock);
3057 rte_eth_remove_tx_callback(uint8_t port_id, uint16_t queue_id,
3058 struct rte_eth_rxtx_callback *user_cb)
3060 #ifndef RTE_ETHDEV_RXTX_CALLBACKS
3063 /* Check input parameters. */
3064 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
3065 if (user_cb == NULL ||
3066 queue_id >= rte_eth_devices[port_id].data->nb_tx_queues)
3069 struct rte_eth_dev *dev = &rte_eth_devices[port_id];
3071 struct rte_eth_rxtx_callback *cb;
3072 struct rte_eth_rxtx_callback **prev_cb;
3074 rte_spinlock_lock(&rte_eth_tx_cb_lock);
3075 prev_cb = &dev->pre_tx_burst_cbs[queue_id];
3076 for (; *prev_cb != NULL; prev_cb = &cb->next) {
3078 if (cb == user_cb) {
3079 /* Remove the user cb from the callback list. */
3080 *prev_cb = cb->next;
3085 rte_spinlock_unlock(&rte_eth_tx_cb_lock);
3091 rte_eth_rx_queue_info_get(uint8_t port_id, uint16_t queue_id,
3092 struct rte_eth_rxq_info *qinfo)
3094 struct rte_eth_dev *dev;
3096 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3101 dev = &rte_eth_devices[port_id];
3102 if (queue_id >= dev->data->nb_rx_queues) {
3103 RTE_PMD_DEBUG_TRACE("Invalid RX queue_id=%d\n", queue_id);
3107 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rxq_info_get, -ENOTSUP);
3109 memset(qinfo, 0, sizeof(*qinfo));
3110 dev->dev_ops->rxq_info_get(dev, queue_id, qinfo);
3115 rte_eth_tx_queue_info_get(uint8_t port_id, uint16_t queue_id,
3116 struct rte_eth_txq_info *qinfo)
3118 struct rte_eth_dev *dev;
3120 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3125 dev = &rte_eth_devices[port_id];
3126 if (queue_id >= dev->data->nb_tx_queues) {
3127 RTE_PMD_DEBUG_TRACE("Invalid TX queue_id=%d\n", queue_id);
3131 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->txq_info_get, -ENOTSUP);
3133 memset(qinfo, 0, sizeof(*qinfo));
3134 dev->dev_ops->txq_info_get(dev, queue_id, qinfo);
3139 rte_eth_dev_set_mc_addr_list(uint8_t port_id,
3140 struct ether_addr *mc_addr_set,
3141 uint32_t nb_mc_addr)
3143 struct rte_eth_dev *dev;
3145 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3147 dev = &rte_eth_devices[port_id];
3148 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->set_mc_addr_list, -ENOTSUP);
3149 return dev->dev_ops->set_mc_addr_list(dev, mc_addr_set, nb_mc_addr);
3153 rte_eth_timesync_enable(uint8_t port_id)
3155 struct rte_eth_dev *dev;
3157 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3158 dev = &rte_eth_devices[port_id];
3160 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->timesync_enable, -ENOTSUP);
3161 return (*dev->dev_ops->timesync_enable)(dev);
3165 rte_eth_timesync_disable(uint8_t port_id)
3167 struct rte_eth_dev *dev;
3169 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3170 dev = &rte_eth_devices[port_id];
3172 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->timesync_disable, -ENOTSUP);
3173 return (*dev->dev_ops->timesync_disable)(dev);
3177 rte_eth_timesync_read_rx_timestamp(uint8_t port_id, struct timespec *timestamp,
3180 struct rte_eth_dev *dev;
3182 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3183 dev = &rte_eth_devices[port_id];
3185 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->timesync_read_rx_timestamp, -ENOTSUP);
3186 return (*dev->dev_ops->timesync_read_rx_timestamp)(dev, timestamp, flags);
3190 rte_eth_timesync_read_tx_timestamp(uint8_t port_id, struct timespec *timestamp)
3192 struct rte_eth_dev *dev;
3194 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3195 dev = &rte_eth_devices[port_id];
3197 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->timesync_read_tx_timestamp, -ENOTSUP);
3198 return (*dev->dev_ops->timesync_read_tx_timestamp)(dev, timestamp);
3202 rte_eth_timesync_adjust_time(uint8_t port_id, int64_t delta)
3204 struct rte_eth_dev *dev;
3206 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3207 dev = &rte_eth_devices[port_id];
3209 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->timesync_adjust_time, -ENOTSUP);
3210 return (*dev->dev_ops->timesync_adjust_time)(dev, delta);
3214 rte_eth_timesync_read_time(uint8_t port_id, struct timespec *timestamp)
3216 struct rte_eth_dev *dev;
3218 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3219 dev = &rte_eth_devices[port_id];
3221 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->timesync_read_time, -ENOTSUP);
3222 return (*dev->dev_ops->timesync_read_time)(dev, timestamp);
3226 rte_eth_timesync_write_time(uint8_t port_id, const struct timespec *timestamp)
3228 struct rte_eth_dev *dev;
3230 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3231 dev = &rte_eth_devices[port_id];
3233 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->timesync_write_time, -ENOTSUP);
3234 return (*dev->dev_ops->timesync_write_time)(dev, timestamp);
3238 rte_eth_dev_get_reg_info(uint8_t port_id, struct rte_dev_reg_info *info)
3240 struct rte_eth_dev *dev;
3242 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3244 dev = &rte_eth_devices[port_id];
3245 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->get_reg, -ENOTSUP);
3246 return (*dev->dev_ops->get_reg)(dev, info);
3250 rte_eth_dev_get_eeprom_length(uint8_t port_id)
3252 struct rte_eth_dev *dev;
3254 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3256 dev = &rte_eth_devices[port_id];
3257 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->get_eeprom_length, -ENOTSUP);
3258 return (*dev->dev_ops->get_eeprom_length)(dev);
3262 rte_eth_dev_get_eeprom(uint8_t port_id, struct rte_dev_eeprom_info *info)
3264 struct rte_eth_dev *dev;
3266 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3268 dev = &rte_eth_devices[port_id];
3269 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->get_eeprom, -ENOTSUP);
3270 return (*dev->dev_ops->get_eeprom)(dev, info);
3274 rte_eth_dev_set_eeprom(uint8_t port_id, struct rte_dev_eeprom_info *info)
3276 struct rte_eth_dev *dev;
3278 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3280 dev = &rte_eth_devices[port_id];
3281 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->set_eeprom, -ENOTSUP);
3282 return (*dev->dev_ops->set_eeprom)(dev, info);
3286 rte_eth_dev_get_dcb_info(uint8_t port_id,
3287 struct rte_eth_dcb_info *dcb_info)
3289 struct rte_eth_dev *dev;
3291 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3293 dev = &rte_eth_devices[port_id];
3294 memset(dcb_info, 0, sizeof(struct rte_eth_dcb_info));
3296 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->get_dcb_info, -ENOTSUP);
3297 return (*dev->dev_ops->get_dcb_info)(dev, dcb_info);
3301 rte_eth_dev_l2_tunnel_eth_type_conf(uint8_t port_id,
3302 struct rte_eth_l2_tunnel_conf *l2_tunnel)
3304 struct rte_eth_dev *dev;
3306 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3307 if (l2_tunnel == NULL) {
3308 RTE_PMD_DEBUG_TRACE("Invalid l2_tunnel parameter\n");
3312 if (l2_tunnel->l2_tunnel_type >= RTE_TUNNEL_TYPE_MAX) {
3313 RTE_PMD_DEBUG_TRACE("Invalid tunnel type\n");
3317 dev = &rte_eth_devices[port_id];
3318 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->l2_tunnel_eth_type_conf,
3320 return (*dev->dev_ops->l2_tunnel_eth_type_conf)(dev, l2_tunnel);
3324 rte_eth_dev_l2_tunnel_offload_set(uint8_t port_id,
3325 struct rte_eth_l2_tunnel_conf *l2_tunnel,
3329 struct rte_eth_dev *dev;
3331 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3333 if (l2_tunnel == NULL) {
3334 RTE_PMD_DEBUG_TRACE("Invalid l2_tunnel parameter\n");
3338 if (l2_tunnel->l2_tunnel_type >= RTE_TUNNEL_TYPE_MAX) {
3339 RTE_PMD_DEBUG_TRACE("Invalid tunnel type.\n");
3344 RTE_PMD_DEBUG_TRACE("Mask should have a value.\n");
3348 dev = &rte_eth_devices[port_id];
3349 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->l2_tunnel_offload_set,
3351 return (*dev->dev_ops->l2_tunnel_offload_set)(dev, l2_tunnel, mask, en);